US5455144A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process
Assignee: Renesas Electronics Corp
•
Filing: 1994-03-29
•
Granted: 1995-10-03
•
Expires: 2014-03-29
Abstract
Abstract Herein disclosed is an exposure technology for a semiconductor integrated circuit device which has a pattern as fine as that of an exposure wavelength. The technology contemplates to improve the resolution characteristics of the pattern by making use of the mutual interference of exposure luminous fluxes.
Inventors
- 👤 Yoshihiko Okamoto
- 👤 Noboru Moriuchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:40
CPC Classifications
G; G03; G03F; G03F1/00; G03F1/26; G03F1/29; G03F1/36; G03F1/50; G03F1/68; G03F1/70; G03F7/00; G03F7/20; G03F7/2022; G03F7/2024; G03F7/70; G03F7/70058; G03F7/70208; G03F7/70216; G03F7/70275; G03F7/70283; G03F7/70425; G03F7/70466; G03F9/00; H; H10; H10B; H10B63/00; H10B63/10; G03F1/82; G03F1/84; Y; Y10; Y10S; Y10S430/00; Y10S430/146; Y10S438/00; Y10S438/942; Y10S438/948
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
158 words
An integrated circuit device fabrication method comprising: (a) transferring a first pattern on a first phase shift optical mask substrate onto a positive photosensitive resist film on a wafer with a reduction projection exposure apparatus by illuminating the first pattern and projecting a reduced real image of the first pattern onto the positive photosensitive resist film; (b) patterning a first underlying film on the wafer using the patterned positive photosensitive resist film as an etching mask, thereby forming a first film pattern; (c) transferring a second pattern on a second phase shift optical mask substrate onto a negative photosensitive resist film on the wafer with the reduction projection exposure apparatus by illuminating the second pattern and projecting a reduced real image of the second pattern onto the negative photosensitive resist film; and (d) patterning a second underlying film on the wafer using the patterned negative photosensitive resist film as an etching mask, thereby forming a second film pattern.
Claim 2
Dependent Claim
158 words
An integrated circuit device fabrication method comprising: (a) transferring a first pattern on a first phase shift optical mask substrate onto a positive photosensitive resist film on a wafer with a reduction projection exposure apparatus by illuminating the first pattern and projecting a reduced real image of the first pattern onto the positive photosensitive resist film; (b) patterning a first underlying film on the wafer using the patterned positive photosensitive resist film as an etching mask, thereby forming a first film pattern; (c) transferring a second pattern on a second phase shift optical mask substrate onto a negative photosensitive resist film on the wafer with the reduction projection exposure apparatus by illuminating the second pattern and projecting a reduced real image of the second pattern onto the negative photosensitive resist film; and (d) patterning a second underlying film on the wafer using the patterned negative photosensitive resist film as an etching mask, thereby forming a second film pattern.
Claim 3
Dependent Claim
21 words
An integrated circuit device fabrication method according to claim 1, wherein the first film pattern includes at least one hole pattern.
Claim 4
Dependent Claim
23 words
An integrated circuit device fabrication method according to claim 2, wherein the second film pattern includes a periodic arrangement of lines and spaces.
References Cited (Backward Citations)
US4153457A
Cited
JPS5762052A
Cited
JPS58173744A
Cited
JPS60107835A
Cited
JPS60109228A
Cited
JPS61292643A
Cited
JPS6259296A
Cited
JPS6267547A
Cited
JPS6267514A
Cited
JPS6292438A
Cited
JPS62189468A
Cited
JPH01147458A
Cited
JPH0234854A
Cited
JPH01283925A
Cited
JPH0278216A
Cited
JPH0298119A
Cited
JPH02210250A
Cited
JPH02140743A
Cited
JPH02211450A
Cited
JPH02211451A
Cited
US5266446A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-02 | 1999-04-03 | 1999-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-02 | 2003-04-03 | 2003-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-02 | 2007-04-03 | 2007-10-03 | $7700.00 | Window Closed / Lapsed |