Patent US5440165A successfully refreshed from Google Patents.
US5440165A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with means for suppressing electric fields
Assignee: Mitsubishi Electric Corp
•
Filing: 1994-09-12
•
Granted: 1995-08-08
•
Expires: 2014-09-12
Abstract
Abstract An element separating oxide film is formed in a surface of a p-type silicon substrate for separation of an element forming region. A p-type impurity diffusion region extends from the vicinity of a lower surface of the element separating oxide film to a position at a predetermined depth in the element forming region. The p-type impurity diffusion region has a peak of concentration of impurity. In the element forming region adjacent to the element separating oxide film, an n + impurity diffusion region is formed on the surface of the p-type silicon substrate. An n - impurity diffusion region adjacent to the n + impurity diffusion region is formed between the n + impurity diffusion region and the p-type impurity diffusion region.
Inventors
- 👤 Kazumasa Mitsunaga
- 👤 Kaoru Motonami
- 👤 Hisaaki Yoshida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 23:07
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/601; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0184; H10D84/0188; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126; H10W10/10; H10W10/13; H10W15/00; H10W15/01; Y; Y02; Y02E; Y02E10/00; Y02E10/50; Y02E10/547
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
222 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a main surface and element forming regions at the main surface; a separating and insulating film formed in said main surface of said semiconductor substrate for separation of adjacent element forming regions; a region which has a peak concentration of impurity of the first conductivity type, located in said semiconductor substrate and extending from a lower surface of said separating and insulating film to a position at a predetermined depth in an individual element forming region; a first impurity region of a second conductivity type which has a first concentration, located in said individual element forming region adjacent to and in contact with said separating and insulating film and formed in said main surface of said semiconductor substrate above the region having a peak concentration of impurity of the first conductivity type; and a second impurity region of the second conductivity type, located adjacent to and below said first impurity region and between said first impurity region and said region having a peak concentration of the impurity of the first conductivity type, said second impurity region contacting said region having a peak concentration of the impurity of the first conductivity type and said first impurity region, said second impurity region having a second concentration lower than said first concentration.
Claim 2
Dependent Claim
222 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a main surface and element forming regions at the main surface; a separating and insulating film formed in said main surface of said semiconductor substrate for separation of adjacent element forming regions; a region which has a peak concentration of impurity of the first conductivity type, located in said semiconductor substrate and extending from a lower surface of said separating and insulating film to a position at a predetermined depth in an individual element forming region; a first impurity region of a second conductivity type which has a first concentration, located in said individual element forming region adjacent to and in contact with said separating and insulating film and formed in said main surface of said semiconductor substrate above the region having a peak concentration of impurity of the first conductivity type; and a second impurity region of the second conductivity type, located adjacent to and below said first impurity region and between said first impurity region and said region having a peak concentration of the impurity of the first conductivity type, said second impurity region contacting said region having a peak concentration of the impurity of the first conductivity type and said first impurity region, said second impurity region having a second concentration lower than said first concentration.
Claim 3
Dependent Claim
36 words
A semiconductor device according to claim 1, wherein said first concentration is 10 20 cm -3 , and said second concentration is in a range from 10 17 cm -3 to 10 18 cm -3 .
Claim 4
Dependent Claim
31 words
A semiconductor device according to claim 1, wherein said first impurity region forms a part of a source region and a part of a drain region of a field effect transistor.
Claim 5
Dependent Claim
56 words
A semiconductor device according to claim 3, wherein each of said source region and said drain region includes an impurity region containing impurity at a relatively high concentration and an impurity region containing impurity at a relatively low concentration, and said first impurity region is said impurity region containing the impurity at said relatively high concentration.
Claim 6
Dependent Claim
62 words
A semiconductor device according to claim 4, wherein said relatively low concentration of the impurity is in a range from 10 17 cm -3 to 10 18 cm -3 , said relatively high concentration of the impurity is 10 20 cm -3 , and said second concentration is in a range from 10 17 cm -3 to 10 18 cm -3 .
Claim 7
Dependent Claim
297 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a main surface and element forming regions at the main surface; a separating and insulating film formed in said main surface of said semiconductor substrate for separation of adjacent element forming regions; a region which has a peak concentration of impurity of the first conductivity type, located in said semiconductor substrate and extending from a lower surface of said separating and insulating film to a position at a predetermined depth in an individual element forming region; a field effect transistor formed in said individual element forming region, said field effect transistor including, a pair of first impurity regions of a second conductivity type, which have a first concentration, located in said individual element forming region adjacent to and in contact with said separating and insulating film and formed in said main surface of said semiconductor substrate, above the region having a peak concentration of impurity of the first conductivity type, with a predetermined distance between each other, and a gate electrode formed on a region located between said pair of first impurity regions with a gate insulating film therebetween; and a pair of second impurity regions of the second conductivity type, which second impurity regions have a second concentration lower than said first concentration, in contact with said pair of first impurity regions, respectively, each of said second impurity regions being located adjacent to and below the respective one of said pair of first impurity regions and between said respective one of said pair of first impurity regions and said region having a peak concentration of the impurity of the first conductivity type, each of said second impurity regions contacting said region having a peak concentration of the impurity of the first conductivity type.
Claim 8
Dependent Claim
297 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a main surface and element forming regions at the main surface; a separating and insulating film formed in said main surface of said semiconductor substrate for separation of adjacent element forming regions; a region which has a peak concentration of impurity of the first conductivity type, located in said semiconductor substrate and extending from a lower surface of said separating and insulating film to a position at a predetermined depth in an individual element forming region; a field effect transistor formed in said individual element forming region, said field effect transistor including, a pair of first impurity regions of a second conductivity type, which have a first concentration, located in said individual element forming region adjacent to and in contact with said separating and insulating film and formed in said main surface of said semiconductor substrate, above the region having a peak concentration of impurity of the first conductivity type, with a predetermined distance between each other, and a gate electrode formed on a region located between said pair of first impurity regions with a gate insulating film therebetween; and a pair of second impurity regions of the second conductivity type, which second impurity regions have a second concentration lower than said first concentration, in contact with said pair of first impurity regions, respectively, each of said second impurity regions being located adjacent to and below the respective one of said pair of first impurity regions and between said respective one of said pair of first impurity regions and said region having a peak concentration of the impurity of the first conductivity type, each of said second impurity regions contacting said region having a peak concentration of the impurity of the first conductivity type.
Claim 9
Dependent Claim
345 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a main surface and element forming regions at the main surface; a separating and insulating film formed in said main surface of said semiconductor substrate for separation of adjacent element forming regions; a region which has a peak concentration of impurity of the first conductivity type, located in said semiconductor substrate and extending from a lower surface of said separating and insulating film to a position at a predetermined depth in an individual element forming region; a field effect transistor formed in said individual element forming region, said field effect transistor including, a pair of first impurity regions of a second conductivity type, which have a first concentration, located in said individual element forming region adjacent to and in contact with said separating and insulating film and formed in said main surface of said semiconductor substrate, above the region having a peak concentration of impurity of the first conductivity type with a predetermined distance between each other, a gate electrode formed on a region located between said pair of first impurity regions with a gate insulating film therebetween, and a pair of second impurity regions of the second conductivity type, which have a second concentration lower than said first concentration, formed in said main surface of said semiconductor substrate, each of said second impurity regions being located between one of said pair of first impurity regions and said gate electrode; and a pair of third impurity regions of the second conductivity type, which have a third concentration lower than said first concentration, in contact with said pair of first impurity regions, respectively, each of said third impurity regions being located adjacent to and below the respective one of said pair of first impurity regions and between the respective one of said pair of first impurity regions and said region having a peak concentration of the impurity of the first conductivity type., each of said third impurity regions contacting said region having a peak concentration of the impurity of the first conductivity type.
Claim 10
Dependent Claim
345 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a main surface and element forming regions at the main surface; a separating and insulating film formed in said main surface of said semiconductor substrate for separation of adjacent element forming regions; a region which has a peak concentration of impurity of the first conductivity type, located in said semiconductor substrate and extending from a lower surface of said separating and insulating film to a position at a predetermined depth in an individual element forming region; a field effect transistor formed in said individual element forming region, said field effect transistor including, a pair of first impurity regions of a second conductivity type, which have a first concentration, located in said individual element forming region adjacent to and in contact with said separating and insulating film and formed in said main surface of said semiconductor substrate, above the region having a peak concentration of impurity of the first conductivity type with a predetermined distance between each other, a gate electrode formed on a region located between said pair of first impurity regions with a gate insulating film therebetween, and a pair of second impurity regions of the second conductivity type, which have a second concentration lower than said first concentration, formed in said main surface of said semiconductor substrate, each of said second impurity regions being located between one of said pair of first impurity regions and said gate electrode; and a pair of third impurity regions of the second conductivity type, which have a third concentration lower than said first concentration, in contact with said pair of first impurity regions, respectively, each of said third impurity regions being located adjacent to and below the respective one of said pair of first impurity regions and between the respective one of said pair of first impurity regions and said region having a peak concentration of the impurity of the first conductivity type., each of said third impurity regions contacting said region having a peak concentration of the impurity of the first conductivity type.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-08-07 | 1999-02-06 | 1999-08-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-08-07 | 2003-02-06 | 2003-08-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-08-07 | 2007-02-06 | 2007-08-08 | $7700.00 | Window Closed / Lapsed |