Patent US5430404A successfully refreshed from Google Patents.
US5430404A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output driver circuits with enhanced supply-line bounce control and improved VOH characteristic
Assignee: Renesas Electronics America Inc
•
Filing: 1992-10-28
•
Granted: 1995-07-04
•
Expires: 2012-10-28
Abstract
Abstract An output driver circuit capable of driving its data output terminal to a digital logic level high, capable of driving its data output terminal to a digital logic level low, and capable of tristating its data output terminal has an output stage comprising a pullup field effect transistor (FET) and a like-polarity pulldown FET. The two pullup and pulldown FETs are coupled in series between two voltage supply lines. In one aspect of the invention, the output driver comprises a charge rate control circuit which charges the gate of the pulldown FET when the pulldown FET is to be turned on so that the voltage on the gate increases at a first rapid rate and then increases at a second slower rate after the pulldown FET begins to conduct current. In another aspect of the invention, a resistive element is provided between the source of the pulldown FET and a ground voltage supply line. In another aspect of the invention, the output driver circuit comprises a bulk potential control circuit which changes the voltage of the semiconductor bulk in which the pullup FET is disposed. Accordingly, bounce on the voltage supply lines is minimized, propagation delay through the output driver is minimized, and the output driver is suitable for use in applications requiring the handling of live insertion.
Inventors
- 👤 David L. Campbell
- 👤 James E. Fox, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 21:20
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/998; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
219 words
An output driver formed on a single integrated circuit die, comprising: a drive control circuit which generates first and second control signals responsive to at least one digital input signal; a first output field effect transistor having a source, a drain, and a gate, said gate being coupled to said first control signal, said source being coupled to a data output terminal, said source and said drain of said first output field effect transistor being disposed in a first semiconductor bulk region; and a second output field effect transistor having a source, a drain, and a gate, said gate of said second output field effect transistor being coupled to said second control signal, said drain of said second output field effect transistor being coupled to said source of said first output field effect transistor, said source and said drain of said second output field effect transistor being disposed in a second semiconductor bulk region, said source and said drain of said second output field effect transistor having an identical semiconductor conductivity type as a semiconductor conductivity type of said source and said drain of said first output field effect transistor; and a bulk potential control circuit which changes a voltage on said first semiconductor bulk region at least partly in response to said at least one digital input signal.
Claim 2
Dependent Claim
219 words
An output driver formed on a single integrated circuit die, comprising: a drive control circuit which generates first and second control signals responsive to at least one digital input signal; a first output field effect transistor having a source, a drain, and a gate, said gate being coupled to said first control signal, said source being coupled to a data output terminal, said source and said drain of said first output field effect transistor being disposed in a first semiconductor bulk region; and a second output field effect transistor having a source, a drain, and a gate, said gate of said second output field effect transistor being coupled to said second control signal, said drain of said second output field effect transistor being coupled to said source of said first output field effect transistor, said source and said drain of said second output field effect transistor being disposed in a second semiconductor bulk region, said source and said drain of said second output field effect transistor having an identical semiconductor conductivity type as a semiconductor conductivity type of said source and said drain of said first output field effect transistor; and a bulk potential control circuit which changes a voltage on said first semiconductor bulk region at least partly in response to said at least one digital input signal.
Claim 3
Dependent Claim
44 words
The output driver of claim 1, wherein said drive control circuit charges said gate of said second output field effect transistor at a first rapid rate and then subsequently charges said gate of said second output field effect transistor at a second slower rate.
Claim 4
Dependent Claim
85 words
The output driver of claim 1, wherein said bulk potential control circuit comprises a first transistor having a source, a drain, and a gate, said drain of said first transistor of said bulk potential control circuit being coupled to said source of said first output transistor, said source of said first transistor of said bulk potential control circuit being coupled to said first semiconductor bulk region, said gate of said first transistor of said bulk potential control circuit being coupled to said drive control circuit.
Claim 5
Dependent Claim
90 words
The output driver of claim 3, wherein said bulk potential control circuit further comprises a second transistor having a source, a drain, and a gate, said drain of said second transistor of said bulk potential control circuit being coupled to said source of said first transistor of said bulk potential control circuit, said source of said second transistor of said bulk potential control circuit being coupled to a voltage supply line, said gate of said second transistor of said bulk potential control circuit being coupled to said drive control circuit.
Claim 6
Dependent Claim
90 words
The output driver of claim 4, wherein said bulk potential control circuit further comprises a third transistor having a source, a drain, and a gate, said drain of said third transistor of said bulk potential control circuit being coupled to said source of said first transistor of said bulk potential control circuit, said source of said third transistor of said bulk potential control circuit being coupled to said voltage supply line, said gate of said third transistor of said bulk potential control circuit being coupled to said drive control circuit.
Claim 7
Dependent Claim
27 words
The output driver of claim 3, wherein said first transistor of said bulk potential control circuit is conductive when said output driver is both powered and enabled.
Claim 8
Dependent Claim
81 words
The output driver of claim 3, wherein said first transistor of said bulk potential control circuit turns on before said second output transistor turns on, said second output transistor turning on to pull an output voltage on said data output terminal from a high digital logic level voltage to a low digital logic level voltage, both said first transistor of said bulk potential control circuit and said second output transistor turning on in response to a digital output enable input signal.
Claim 9
Dependent Claim
45 words
The output driver of claim 4, wherein said second transistor of said bulk potential control circuit is conductive when said at least one digital input signal has a low digital logic level voltage during a time when said output driver is both powered and enabled.
Claim 10
Dependent Claim
46 words
The output driver of claim 4, wherein said second transistor of said bulk potential control circuit turns on before one of said first and second output transistors turns off, said one of said first and second output transistors turning off to disable said data output terminal.
Claim 11
Dependent Claim
29 words
The output driver of claim 3, wherein said source and said drain of first transistor of said bulk potential control circuit are disposed in said first semiconductor bulk region.
Claim 12
Dependent Claim
48 words
The output driver of claim 7, wherein said first transistor of said bulk potential control circuit is sized to discharge a capacitance of said first semiconductor bulk region before said second output transistor turns on during a high-to-low transition of said output voltage on said data output terminal.
Claim 13
Dependent Claim
51 words
The output driver of claim 1, further comprising: a first resistive element coupled between said drain of said first output field effect transistor and a first voltage supply line; and a second resistive element coupled between said source of said second output field effect transistor and a second voltage supply line.
Claim 14
Dependent Claim
211 words
An output driver formed on a single integrated circuit die, comprising: means for generating first and second control signals responsive to at least one digital input signal; a first output field effect transistor having a source, a drain, and a gate, said gate being coupled to said first control signal, said source being coupled to a data output terminal, said source and said drain of said first output field effect transistor being disposed in a first semiconductor bulk region; a second output field effect transistor having a source, a drain, and a gate, said gate of said second output field effect transistor being coupled to said second control signal, said drain of said second output field effect transistor being coupled to said source of said first output field effect transistor, said source and said drain of said second output field effect transistor being disposed in a second semiconductor bulk region, said source and said drain of said second output field effect transistor having an identical semiconductor conductivity type as a semiconductor conductivity type of said source and said drain of said first output field effect transistor; and means for changing a voltage on said first semiconductor bulk region at least partly in response to said at least one digital input signal.
Claim 15
Dependent Claim
211 words
An output driver formed on a single integrated circuit die, comprising: means for generating first and second control signals responsive to at least one digital input signal; a first output field effect transistor having a source, a drain, and a gate, said gate being coupled to said first control signal, said source being coupled to a data output terminal, said source and said drain of said first output field effect transistor being disposed in a first semiconductor bulk region; a second output field effect transistor having a source, a drain, and a gate, said gate of said second output field effect transistor being coupled to said second control signal, said drain of said second output field effect transistor being coupled to said source of said first output field effect transistor, said source and said drain of said second output field effect transistor being disposed in a second semiconductor bulk region, said source and said drain of said second output field effect transistor having an identical semiconductor conductivity type as a semiconductor conductivity type of said source and said drain of said first output field effect transistor; and means for changing a voltage on said first semiconductor bulk region at least partly in response to said at least one digital input signal.
Claim 16
Dependent Claim
51 words
The output driver of claim 13, further comprising: a first resistive element coupled between said drain of said first output field effect transistor and a first voltage supply line; and a second resistive element coupled between said source of said second output field effect transistor and a second voltage supply line.
References Cited (Backward Citations)
US4087704A
Cited
US4985644A
Cited
US5008568A
Cited
US5097149A
Cited
US5138194A
Cited
US5148056A
Cited
US5135173A
Cited
US5191244A
Cited
US5218239A
Cited
US5254890A
Cited
US5214320A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-03 | 1999-01-02 | 1999-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-03 | 2003-01-02 | 2003-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-03 | 2007-01-02 | 2007-07-04 | $7700.00 | Window Closed / Lapsed |