Patent US5429962A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5429962A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating a liquid crystal display

Assignee: LG Electronics Inc
•
Filing: 1993-12-15
•
Granted: 1995-07-04
•
Expires: 2013-12-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a top gate type polysilicon TFT liquid crystal display by: forming an active layer on a thin film transistor-forming region of a buffer layer atop a transparent substrate; forming a gate insulating film, gate electrode on the active region and a gate line implanting impurity ions in the active layer by use of the gate electrode as a mask so as to form a source region and a drain region; depositing an insulating film; forming contact holes in the insulating film, exposing the source region and the drain region therethrough; forming a transparent electrode on a picture cell of the insulating film; depositing a semiconductor layer doped with high density impurity and a metal layer, in due order; and applying an etch to the semiconductor layer and the metal layer selectively as to form a source electrode and a data line which are connected with the source region and to form a drain electrode which interconnects the drain region with the transparent electrode.

Inventors

  • 👤 Myoung S. Yang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 04:31
CPC Classifications
G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D86/00; H10D86/40; H10D86/441; H10D86/443; H10D86/60; G02F1/1362; G02F1/1368; G02F2202/00; G02F2202/10; G02F2202/104

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 181 words
A method for fabricating a liquid crystal display, comprising the steps of: forming an active layer on a thin film transistor-forming region of a buffer layer, said buffer layer being atop a transparent substrate; forming a gate insulating film and a gate electrode on said active region and forming a gate line; implanting impurity ions in said active layer by use of said gate electrode as a mask so as to form a source region and a drain region; depositing an insulating film; forming contact holes in said insulating film, exposing said source region and said drain region therethrough; forming a transparent electrode on a picture cell of said insulating film; depositing a layer of polysilicon doped with high density impurity which is connected with said drain region and said transparent electrode and a metal layer, in due order; and applying an etch to said polysilicon layer and said metal layer selectively to form a source electrode and a data line which are connected with said source region and to form a drain electrode which is connected to said drain region.
Claim 2
Independent Claim 181 words
A method for fabricating a liquid crystal display, comprising the steps of: forming an active layer on a thin film transistor-forming region of a buffer layer, said buffer layer being atop a transparent substrate; forming a gate insulating film and a gate electrode on said active region and forming a gate line; implanting impurity ions in said active layer by use of said gate electrode as a mask so as to form a source region and a drain region; depositing an insulating film; forming contact holes in said insulating film, exposing said source region and said drain region therethrough; forming a transparent electrode on a picture cell of said insulating film; depositing a layer of polysilicon doped with high density impurity which is connected with said drain region and said transparent electrode and a metal layer, in due order; and applying an etch to said polysilicon layer and said metal layer selectively to form a source electrode and a data line which are connected with said source region and to form a drain electrode which is connected to said drain region.

References Cited (Backward Citations)

US4885616A Cited
JPH01129234A Cited
US5173792A Cited
US5132821A Cited
US5183780A Cited
US5233211A Cited
US5289300A Cited
US5214295A Cited
US5272099A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-07-03 1999-01-02 1999-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-07-03 2003-01-02 2003-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-07-03 2007-01-02 2007-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag