Gradual on output buffer circuit including a reverse turn-off apparatus

Claim 2

An output buffer circuit that receives a data input signal at one input terminal and an enable signal at a second input terminal and provides an output signal at an output terminal which has a significant reduction in noise, the data input signal changing level from a first level to a second level and from a second level to a first level, the buffer comprising: a plurality of transistors responsive to the data input signal for providing a drive potential at the output terminal, the plurality of transistors being coupled in parallel such that one terminal of each transistor is coupled to the output terminal and a second terminal of each transistor is coupled to a ground terminal with the size of each transistor increasing from the preceding transistor from the input terminal to the output terminal; and a control circuit responsive to the data input signal for providing a plurality of control signals for sequentially activating the plurality of transistors, the control circuit being coupled to each of the plurality of transistors, the control circuit being responsive to the change of the input data signal level from the first level to the second level for turning off the plurality of transistors sequentially from the largest size to the smallest size.

Claim 3

The output buffer circuit as recited in claim 1, wherein the control circuit comprises a first control circuit and a second control circuit, the first control circuit being coupled to the second control circuit, the second control circuit being coupled to each of the plurality of transistors, the first control circuit being responsive to the change of the input data signal level from the first level to the second level for providing a first plurality of control signals to the second control circuit for turning off the plurality of transistors, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size.

Claim 4

The output buffer circuit as recited in claim 2, wherein the first control circuit further comprises a first plurality of logic means responsive to the change of the input data signal level from the first level to the second level for turning off the plurality of transistors.

Claim 5

The output buffer circuit as recited in claim 3, wherein the first plurality of logic means comprise a first plurality of NOR logic gates.

Claim 6

The output buffer circuit as recited in claim 2, wherein the second control circuit comprises a first plurality of delay means for providing a first plurality of predetermined time delays between the turning off of each of the transistors, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size.

Claim 7

The output buffer circuit as recited in claim 5, wherein the first plurality of delay means comprise a first plurality of inverters.

Claim 8

The output buffer circuit as recited in claim 5 wherein the first plurality of delay means comprise a second plurality of NOR logic gates.

Claim 9

The output buffer circuit as recited in claim 2, further comprises a logic gate responsive to the enable signal and the data input signal for turning off the first control circuit when the input data signal level changes from the second level to the first level.

Claim 10

The output buffer circuit as recited in claim 8, wherein the second control circuit comprises a second plurality of logic means formed of a third plurality of NOR logic gates, the third plurality of logic gates being responsive the change of the input data signal level from the second level to the first level for turning on the plurality of transistors, so that the plurality of transistors are turned on sequentially starting from the smallest size to the largest size.

Claim 11

The output buffer circuit as recited in claim 9, wherein the second control circuit comprises a second plurality of delay means for providing a second plurality of predetermined time delays between the turning on of each transistor, so that the plurality of transistors are turned on sequentially starting from the smallest size to the largest size.

Claim 12

The output buffer circuit as recited in claim 10, wherein the second plurality of delay means comprises a second plurality of inverters.

Claim 13

The output buffer circuit as recited in claim 10, wherein the second plurality of delay means comprise a fourth plurality of NOR logic gates.

Claim 14

An output buffer circuit that receives a data input signal at one input terminal and an enable signal at a second input terminal and provides an output signal at an output terminal which has a significant reduction in noise, the data input signal changing level from a first level to a second level and from a second level to a first level, the buffer comprising: a plurality of transistors responsive to the data input signal and providing a drive potential at the output terminal, the plurality of transistors being coupled in parallel such that one terminal of each transistor is coupled to the output terminal and a second terminal of each transistor is coupled to a ground terminal with the size of each transistor increasing from the preceding transistor from the input terminal to the output terminal; and a control circuit responsive to the data input signal for providing a plurality of control signals for sequentially activating the plurality of transistors, the control circuit being coupled to each of the plurality of transistors, the control circuit comprising a first plurality of NOR logic gates and a plurality of logic circuits, wherein the first plurality of NOR logic gates are coupled to the plurality of logic circuits, the plurality of logic circuits being coupled to a third terminal of each of the plurality of transistors, the first plurality of NOR logic gates being responsive to the change of the input data signal level from the first level to the second level for providing a first plurality of control signals to the plurality of logic circuits for turning off the plurality of transistors, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size.

Claim 15

An output buffer circuit that receives a data input signal at one input terminal and an enable signal at a second input terminal and provides an output signal at an output terminal which has a significant reduction in noise, the data input signal changing level from a first level to a second level and from a second level to a first level, the buffer comprising: a plurality of transistors responsive to the data input signal and providing a drive potential at the output terminal, the plurality of transistors being coupled in parallel such that one terminal of each transistor is coupled to the output terminal and a second terminal of each transistor is coupled to a ground terminal with the size of each transistor increasing from the preceding transistor from the input terminal to the output terminal; and a control circuit responsive to the data input signal for providing a plurality of control signals for sequentially activating the plurality of transistors, the control circuit being coupled to each of the plurality of transistors, the control circuit comprising a first plurality of NOR logic gates and a plurality of logic circuits, wherein the first plurality of NOR logic gates are coupled to the plurality of logic circuits, the plurality of logic circuits being coupled to a third terminal of each of the plurality of transistors, the first plurality of NOR logic gates being responsive to the change of the input data signal level from the first level to the second level for providing a first plurality of control signals to the plurality of logic circuits for turning off the plurality of transistors, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size.

Claim 16

The output buffer circuit as recited in claim 13, wherein the plurality of logic circuits comprise a first plurality of delay circuits for providing a first plurality of predetermined time delays between the turning off of each transistor, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size.

Claim 17

The output buffer circuit as recited in claim 14, wherein the first plurality of delay circuits comprises a first plurality of inverters.

Claim 18

The output buffer circuit as recited in claim 14, wherein the first plurality of delay circuits comprise a second plurality of NOR logic gates.

Claim 19

The output buffer circuit as recited in claim 13, further comprises a logic gate responsive to the enable signal and the data input signal for turning off the first plurality of NOR logic gates when the input data signal level changes from the second level to the first level.

Claim 20

The output buffer circuit as recited in claim 17, wherein the plurality of logic circuits comprise a third plurality of NOR logic gates, the third plurality of NOR logic gates being responsive to the change of the input data signal level from the second level to the first level for turning on the plurality of transistors, so that the plurality of transistors are turned on sequentially starting from the smallest size to the largest size.

Claim 21

The output buffer circuit as recited in claim 18, wherein the plurality of logic circuits comprises a second plurality of delay circuits for providing a second plurality of predetermined time delays between the turning on of each transistor, so that the plurality of transistors are turned on sequentially starting from the smallest size to the largest size.

Claim 22

The output buffer circuit as recited in claim 19, wherein the second plurality of delay circuits comprise a second plurality of inverters.

Claim 23

The output buffer circuit as recited in claim 19, wherein the second plurality of delay circuits comprise a fourth plurality of NOR logic gates.

Claim 24

An output buffer circuit that receives a data input signal at one input terminal and an enable signal at a second input terminal and provides an output signal at an output terminal which has a significant reduction in noise, the data input signal changing level from a first level to a second level and from a second level to a first level, the buffer comprising: a plurality of transistors responsive to the data input signal to provide a drive potential at the output terminal, the plurality of transistors being coupled in parallel such that one terminal of each transistor is coupled to the output terminal and a second terminal of each transistor is coupled to a ground terminal with the size of each transistor increasing from the preceding transistor from the input terminal to the output terminal; a control circuit responsive to the data input signal for providing a plurality of control signals for sequentially activating the plurality of transistors, the control circuit being coupled to each of the plurality of transistors, the control circuit comprising a first plurality of NOR logic gates and a plurality of logic circuits, wherein the first plurality of NOR logic gates are coupled to the plurality of logic circuits, the plurality of logic circuits being coupled to a third terminal of each of the plurality of transistors, the first plurality of NOR logic gates being responsive to the change of the input data signal level from the first level to the second level for providing a first plurality of control signals to the plurality of logic circuits for turning off the plurality of transistors, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size, and the plurality of logic circuits comprise a second plurality of NOR logic gates, the second plurality of NOR logic gates being responsive to the change of the input data signal level from the second level to the first level for turning on the plurality of transistors, so that the plurality of transistors are turned on sequentially from the smallest size to the largest size; and a logic gate responsive to the enable signal and the data input signal to turn off the first plurality of NOR logic gates when the input data signal level changes from the second level to the first level.

Claim 25

An output buffer circuit that receives a data input signal at one input terminal and an enable signal at a second input terminal and provides an output signal at an output terminal which has a significant reduction in noise, the data input signal changing level from a first level to a second level and from a second level to a first level, the buffer comprising: a plurality of transistors responsive to the data input signal to provide a drive potential at the output terminal, the plurality of transistors being coupled in parallel such that one terminal of each transistor is coupled to the output terminal and a second terminal of each transistor is coupled to a ground terminal with the size of each transistor increasing from the preceding transistor from the input terminal to the output terminal; a control circuit responsive to the data input signal for providing a plurality of control signals for sequentially activating the plurality of transistors, the control circuit being coupled to each of the plurality of transistors, the control circuit comprising a first plurality of NOR logic gates and a plurality of logic circuits, wherein the first plurality of NOR logic gates are coupled to the plurality of logic circuits, the plurality of logic circuits being coupled to a third terminal of each of the plurality of transistors, the first plurality of NOR logic gates being responsive to the change of the input data signal level from the first level to the second level for providing a first plurality of control signals to the plurality of logic circuits for turning off the plurality of transistors, so that the plurality of transistors are turned off sequentially starting from the largest size to the smallest size, and the plurality of logic circuits comprise a second plurality of NOR logic gates, the second plurality of NOR logic gates being responsive to the change of the input data signal level from the second level to the first level for turning on the plurality of transistors, so that the plurality of transistors are turned on sequentially from the smallest size to the largest size; and a logic gate responsive to the enable signal and the data input signal to turn off the first plurality of NOR logic gates when the input data signal level changes from the second level to the first level.