Patent US5240865A successfully refreshed from Google Patents.
Patent US5414672A successfully refreshed from Google Patents.
US5414672A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device including address transition detector
Assignee: Mitsubishi Electric Corp
•
Filing: 1993-09-27
•
Granted: 1995-05-09
•
Expires: 2013-09-27
Abstract
Abstract A dynamic random access memory (DRAM) includes an improved column system enable circuit. The circuit provides a column system enable signal /CE in response to an externally applied timing control signal Stc. An ATD detects transition of an address signal after being activated in response to the signal /CE. Since an activation timing of ATD can be determined by an external signal, it is possible to test easily an address transition detecting operation immediately after activation of ATD. Therefore, it is possible to shorten time required for the test.
Inventors
- 👤 Yuko Ozeki
- 👤 Yoshio Fudeyasu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 03:22
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
114 words
A semiconductor memory device, comprising: a memory cell array including a plurality of memory cells arranged in rows and columns; sense amplifier means for amplifying data signals stored in said memory cells; means for generating a termination signal indicating a predetermined end of a sense operation by said sense amplifier means; address transition detector means for detecting transition of an externally applied address signal; activating means responsive to the termination signal for activating said address transition detector means; and timing control means responsive to an externally applied timing control signal for delaying an activation timing by said activating means of said address transition detector means later than a timing defined by said termination signal.
Claim 2
Dependent Claim
114 words
A semiconductor memory device, comprising: a memory cell array including a plurality of memory cells arranged in rows and columns; sense amplifier means for amplifying data signals stored in said memory cells; means for generating a termination signal indicating a predetermined end of a sense operation by said sense amplifier means; address transition detector means for detecting transition of an externally applied address signal; activating means responsive to the termination signal for activating said address transition detector means; and timing control means responsive to an externally applied timing control signal for delaying an activation timing by said activating means of said address transition detector means later than a timing defined by said termination signal.
Claim 3
Dependent Claim
30 words
The semiconductor memory device according to claim 1, further comprising internal circuit means responsive to an output signal from said address transition detector means for carrying out a predetermined operation.
Claim 4
Dependent Claim
36 words
The semiconductor memory device according to claim 2, wherein said internal circuit means is activated in response to an address transition detect pulse generated from said address transition detector means, and carries out said predetermined operation.
Claim 5
Dependent Claim
59 words
The semiconductor memory device according to claim 1, wherein said activating means includes logical sum circuit means having first and second input nodes, and said logical sum circuit means has the first input node connected to receive said termination signal, and the second input node connected to receive said externally applied timing control signal through said timing control means.
Claim 6
Dependent Claim
37 words
The semiconductor memory device according to claim 4, wherein said timing control means includes an external terminal connected to the second input node of said logical sum circuit means for receiving said externally applied timing control signal.
Claim 7
Dependent Claim
41 words
The semiconductor memory device according to claim 2, wherein said internal circuit means includes output amplifier means responsive to an output signal from said address transition detector means for amplifying a signal amplified by said sense amplifier means for data output.
Claim 8
Dependent Claim
28 words
The semiconductor memory device according to claim 1, wherein said termination signal generating means generates said termination signal by delaying the activation timing of a word line signal.
Claim 9
Dependent Claim
19 words
The semiconductor memory device according to claim 1, wherein said semiconductor memory device is a dynamic random access memory.
References Cited (Backward Citations)
JPH03205685A
Cited
US5214610A
Cited
US5335206A
Cited
US5305283A
Cited
US5307324A
Cited
US5243575A
Cited
US5301165A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-08 | 1998-11-07 | 1999-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-08 | 2002-11-07 | 2003-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-08 | 2006-11-07 | 2007-05-09 | $7700.00 | Window Closed / Lapsed |