← Back to Patent Explorer
US5412246A Expired / Lapsed US ⏱️ 0.0 years remaining

Low temperature plasma oxidation process

Assignee: International Business Machines Corp
•
Filing: 1994-01-26
•
Granted: 1995-05-02
•
Expires: 2014-01-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for forming a thin film on a surface of a semiconductor device. The process involves formation of a silicon dioxide film by plasma enhanced thermal oxidation, employing a mixture of ozone and oxygen which are generated separately from the reactor chamber in a volume ratio of about 1-10/1, preferably about 5-7/1, at a temperature generally below 440° C., preferably about 350°-400° C. The process is used to form sidewall oxide spacers on polysilicon gates for field effect transistors. A relatively fast oxidation rate is achieved at a temperature significantly below that employed in conventional oxidation processes, and this serves to reduce dopant diffusion from the polysilicon. In addition, the resulting film demonstrates low stress with good conformal step coverage of the polysilicon gates. Another use of the process is to grow thin gate oxides and oxide-nitride-oxide with a thickness of less than 100 Å. An oxide film of uniform thickness is formed by controlling the temperature, RF power, exposure time and oxygen/ozone ratio for thin gate oxide (<100Å) application in ULSI FET fabrication.

Inventors

  • 👤 David M. Dobuzinsky
  • 👤 David L. Harmon
  • 👤 Srinandan R. Kasi
  • 👤 Donald M. Kenney
  • 👤 Son V. Nguyen
  • 👤 Tue Nguyen
  • 👤 Pai-Hung Pan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 03:07
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P14/6309; H10P14/6319; H10P14/6322; Y; Y10; Y10S; Y10S148/00; Y10S148/118; Y10S257/00; Y10S257/90

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 42 words
A semiconductor structure comprising: a substrate, an oxide layer on said substrate, a masked doped polysilicon layer on said oxide layer and a thin oxidized spacer formed by oxygen-ozone plasma oxidation overlying said oxide layer and unmasked portions of said polysilicon layer.
Claim 2
Dependent Claim 42 words
A semiconductor structure comprising: a substrate, an oxide layer on said substrate, a masked doped polysilicon layer on said oxide layer and a thin oxidized spacer formed by oxygen-ozone plasma oxidation overlying said oxide layer and unmasked portions of said polysilicon layer.
Claim 3
Dependent Claim 19 words
A semiconductor structure of claim 1 wherein said thin oxide spacer has a thickness in the range of 30-300Å.
Claim 4
Dependent Claim 16 words
A semiconductor structure as in claim 1, wherein said doped polysilicon layer has a nitride mask.
Claim 5
Dependent Claim 40 words
A semiconductor capacitor structure comprising: a substrate, an oxide layer grown by ozone plasma oxidation on said substrate, a CVD silicon nitride layer on top of said oxide layer and a thin oxidized oxide layer on top the nitride layer.
Claim 6
Dependent Claim 40 words
A semiconductor capacitor structure comprising: a substrate, an oxide layer grown by ozone plasma oxidation on said substrate, a CVD silicon nitride layer on top of said oxide layer and a thin oxidized oxide layer on top the nitride layer.
Claim 7
Dependent Claim 17 words
A semiconductor structure of claim 4 where oxide/nitride/oxide has a composited thickness in the range of 20-150Å.
Claim 8
Dependent Claim 45 words
A semiconductor capacitor structure comprising trench structures on a substrate, an oxide layer grown by ozone plasma oxidation on said substrate with trench structures, a CVD silicon nitride layer on top of said oxide layer and a thin oxide layer on top the nitride layer.
Claim 9
Dependent Claim 45 words
A semiconductor capacitor structure comprising trench structures on a substrate, an oxide layer grown by ozone plasma oxidation on said substrate with trench structures, a CVD silicon nitride layer on top of said oxide layer and a thin oxide layer on top the nitride layer.
Claim 10
Dependent Claim 17 words
A semiconductor structure of claim 6 where oxide/nitride/oxide has a composited thickness in the range of 20-150Å.
Claim 11
Dependent Claim 24 words
A semiconductor structure comprising a substrate, and a gate oxide having a thickness less than 70Å deposited on said substrate by oxygen-ozone plasma oxidation.
Claim 12
Dependent Claim 24 words
A semiconductor structure comprising a substrate, and a gate oxide having a thickness less than 70Å deposited on said substrate by oxygen-ozone plasma oxidation.

References Cited (Backward Citations)

US4341592A Cited
US4268711A Cited
US4414040A Cited
JPS5975629A Cited
US4649625A Cited
US4900695A Cited
US4872947A Cited
US4786609A Cited
US4916091A Cited
US4871416A Cited
JPH01235285A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-05-01 1998-10-31 1999-05-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-05-01 2002-10-31 2003-05-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-05-01 2006-10-31 2007-05-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag