← Back to Patent Explorer
US5406427A Expired / Lapsed US ⏱️ 0.0 years remaining

Clock generator for magnetic disk drive that switches between preamble and data portions

Assignee: Toshiba Storage Device Corp
•
Filing: 1993-09-01
•
Granted: 1995-04-11
•
Expires: 2013-09-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a clock generator for magnetic disk drive of the zone-bit recording type in which a training signal is written in a preamble portion of data, comprising: a sample-holder circuit for generating a sampling signal from a read signal; a phase-comparator for detecting a phase difference from the sampling signal; a loop filter; and a voltage-controlled oscillator whose frequency is controlled by the phase difference as it is smoothed; there is provided a frequency divider; a clock extraction circuit for extracting a clock timing from the training signal as it is equalized partially-response signal; and a phase-comparator for finding a phase difference from an output of the frequency divider and an output of the clock extraction circuit, and the phase-comparator is connected to the loop filter during reproduction of the preamble portion of the data and the phase-comparator is connected to the loop filter during reproduction of a data portion of the data by the switching of a change-over switch. As a result, hangup is prevented and an accurate clock timing in the clock generator.

Inventors

  • 👤 Kaneyasu Shimoda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 22:10
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/10009; G11B20/10037; G11B20/14; G11B20/1403; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/087; H04; H04L; H04L7/00; H04L7/02; H04L7/033; G11B20/12; G11B20/1217; G11B20/1258; H04L7/04; H04L7/041; H04L7/046

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 358 words
A clock generator for a magnetic disk drive, in which data are recorded by the zone-bit recording method, a read signal is read from a magnetic disk in which a training signal is recorded in a preamble portion of the data and is sampled, after partial equalizing, to thereby generate a sampling read signal from which data and a clock are reproduced, said clock generator comprising: a sample-holder circuit for generating a sampling signal from a read signal; a partial-response phase-comparator comprising: a ternary detection circuit for detecting three magnitude values +1, 0 and -1 of said sampling signal to thereby generate a detection signal; first delay means for generating a delayed sampling signal which is delayed in time by 1 symbol from said sampling signal; second delay means for generating a delayed detection signal which is delayed in time by 1 symbol from said detection signal; a first multiplier for multiplying said delayed sampling signal and said detection signal; a second multiplier for multiplying said sampling signal and said delayed detection signal; and a subtracter for calculating the difference between the products which are obtained in said first and said second multipliers and and for detecting a phase difference between a sampling clock timing and a signal point of a read signal waveform; a loop filter for smoothing the phase difference which is detected; a voltage-controlled oscillator the frequency of which is controlled by the phase difference which is smoothed; a frequency divider for frequency dividing a signal from the voltage-controlled oscillator; a clock extraction circuit for extracting a clock component from said training signal as it is partially equalized; a phase-comparator for comparing the phase of an output signal of the frequency divider with the phase of an output signal of the clock extraction circuit to thereby obtain a phase difference; and a change-over switch which is disposed between said partial-response phase-comparator, said phase-comparator and said loop filter, said change-over switch connecting said phase-comparator to said loop filter during reproduction of the preamble portion of the data and for connecting said partial-response phase-comparator to said loop filter during reproduction of a data portion of the data.
Claim 2
Dependent Claim 358 words
A clock generator for a magnetic disk drive, in which data are recorded by the zone-bit recording method, a read signal is read from a magnetic disk in which a training signal is recorded in a preamble portion of the data and is sampled, after partial equalizing, to thereby generate a sampling read signal from which data and a clock are reproduced, said clock generator comprising: a sample-holder circuit for generating a sampling signal from a read signal; a partial-response phase-comparator comprising: a ternary detection circuit for detecting three magnitude values +1, 0 and -1 of said sampling signal to thereby generate a detection signal; first delay means for generating a delayed sampling signal which is delayed in time by 1 symbol from said sampling signal; second delay means for generating a delayed detection signal which is delayed in time by 1 symbol from said detection signal; a first multiplier for multiplying said delayed sampling signal and said detection signal; a second multiplier for multiplying said sampling signal and said delayed detection signal; and a subtracter for calculating the difference between the products which are obtained in said first and said second multipliers and and for detecting a phase difference between a sampling clock timing and a signal point of a read signal waveform; a loop filter for smoothing the phase difference which is detected; a voltage-controlled oscillator the frequency of which is controlled by the phase difference which is smoothed; a frequency divider for frequency dividing a signal from the voltage-controlled oscillator; a clock extraction circuit for extracting a clock component from said training signal as it is partially equalized; a phase-comparator for comparing the phase of an output signal of the frequency divider with the phase of an output signal of the clock extraction circuit to thereby obtain a phase difference; and a change-over switch which is disposed between said partial-response phase-comparator, said phase-comparator and said loop filter, said change-over switch connecting said phase-comparator to said loop filter during reproduction of the preamble portion of the data and for connecting said partial-response phase-comparator to said loop filter during reproduction of a data portion of the data.
Claim 3
Dependent Claim 44 words
A clock generator for a magnetic disk drive as set forth in claim 1, wherein said clock extraction circuit is a zero-crossing detector which extracts timings at which said training signal crosses a 0 level and said frequency divider is a quarter frequency divider.
Claim 4
Dependent Claim 74 words
A clock generator for a magnetic disk drive as set forth in claim 1, wherein said clock extraction circuit is comprised of an absolute value circuit for detecting the absolute value of said training signal, an envelope detection circuit for detecting the amplitude of said training signal and a comparator for comparing output signals of said absolute value circuit and said envelope detection circuit, and said frequency divider (11) is a half frequency divider.
Claim 5
Dependent Claim 101 words
A clock generator for a magnetic disk drive as set forth in claim 1, wherein said clock extraction circuit is comprised of an envelope detection circuit for detecting the amplitude of said training signal, a first comparator for comparing a +1 level output signal of the envelope detection circuit with said training signal, a second comparator for comparing a -1 level output signal of the envelope detection circuit with said training signal and an exclusive OR circuit for calculating an exclusive OR of output signals from said first and said second comparators, and said frequency divider is a half frequency divider.
Claim 6
Dependent Claim 40 words
A clock generator for a magnetic disk drive as set forth in claim 1, wherein said clock extraction circuit is a peak detector for detecting peaks of said training signal and said frequency divider (11) is a half frequency divider.

References Cited (Backward Citations)

US3660821A Cited
US3883891A Cited
US4032762A Cited
US4231071A Cited
US4894734A Cited
US4890299A Cited
US5036408A Cited
US5258933A Cited
US5274509A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-04-10 1998-10-10 1999-04-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-04-10 2002-10-10 2003-04-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-04-10 2006-10-10 2007-04-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag