← Back to Patent Explorer
US5399809A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-layer lead frame for a semiconductor device

Assignee: Shinko Electric Industries Co Ltd
•
Filing: 1993-05-26
•
Granted: 1995-03-21
•
Expires: 2013-05-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-layer lead frame for a semiconductor device includes a signal layer made of a metal strip having a signal pattern including a plurality of lead lines. A power supply or ground layer is adhered and laminated to the signal layer by means of an adhesive film. The adhesive film is an electrically insulation connector tape having through holes extending in a thickness direction. Conductive metal vias are filled in the through holes for electrically connecting the power supply or ground layer particular leads among the plurality of lead lines.

Inventors

  • 👤 Toshikazu Takenouchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 18:00
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/451; H10W70/464; H10W70/467; H10W72/00; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/5449; H10W72/547

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 92 words
A multi-layer lead frame for a semiconductor device comprising: a signal layer having a signal pattern including a plurality of lead lines each formed of a metal strip; at least one metal layer adhered and laminated to said signal layer by means of a self-adhesive connector film; said connector film being an electrically insulating polymer tape having through holes extending in a thickness direction thereof; and conductive metal vias formed in said through holes for electrically connecting said metal layer to one or more particular leads among said plurality of lead lines.
Claim 2
Dependent Claim 92 words
A multi-layer lead frame for a semiconductor device comprising: a signal layer having a signal pattern including a plurality of lead lines each formed of a metal strip; at least one metal layer adhered and laminated to said signal layer by means of a self-adhesive connector film; said connector film being an electrically insulating polymer tape having through holes extending in a thickness direction thereof; and conductive metal vias formed in said through holes for electrically connecting said metal layer to one or more particular leads among said plurality of lead lines.
Claim 3
Dependent Claim 45 words
A multi-layer lead frame as set forth in claim 1, wherein said metal layer is a power supply layer and said one or more particular leads are power supply leads which are electrically connected to said power supply layer by means of said metal vias.
Claim 4
Dependent Claim 42 words
A multi-layer lead frame as set forth in claim 1, wherein said metal layer is a ground layer and said one or more particular leads are ground leads which are electrically connected to said ground layer by means of said metal vias.
Claim 5
Dependent Claim 28 words
A multi-layer lead frame as set forth in claim 1, wherein said particular lead has a certain width, in which a plurality of said metal via are arranged.
Claim 6
Dependent Claim 53 words
A multi-layer lead frame as set forth in claim 1, wherein, before said connector film is used to laminate said signal layer with said metal layer, upper and lower ends of said conductive metal vias filled in said through holes protrude upward and downward from upper and lower surfaces of said connector film.
Claim 7
Dependent Claim 16 words
A multi-layer lead frame as set forth in claim 1 wherein said connector film is polyimide.
Claim 8
Dependent Claim 22 words
A multi-layer lead frame as set forth in claim 1 wherein said connector film is self-adhesive upon application of heat and pressure.
Claim 9
Dependent Claim 142 words
A multi-layer lead frame for a semiconductor device comprising: a signal layer having first and second surfaces having a signal pattern including a plurality of lead lines each formed of a metal strip; a first metal layer adhered and laminated to said first surface of said signal layer by means of a first connector film; a second metal layer adhered and laminated to said second surface of said signal layer by means of a second connector film; said first and second connector films being electrically insulating polymer tapes each having through holes extending in a thickness direction thereof, wherein at least one of said first and second connector films is self-adhesive; and conductive metal vias formed in said through holes for electrically connecting said first and second metal layers to one or more particular leads, respectively, among said plurality of lead lines.
Claim 10
Dependent Claim 142 words
A multi-layer lead frame for a semiconductor device comprising: a signal layer having first and second surfaces having a signal pattern including a plurality of lead lines each formed of a metal strip; a first metal layer adhered and laminated to said first surface of said signal layer by means of a first connector film; a second metal layer adhered and laminated to said second surface of said signal layer by means of a second connector film; said first and second connector films being electrically insulating polymer tapes each having through holes extending in a thickness direction thereof, wherein at least one of said first and second connector films is self-adhesive; and conductive metal vias formed in said through holes for electrically connecting said first and second metal layers to one or more particular leads, respectively, among said plurality of lead lines.
Claim 11
Dependent Claim 21 words
A multi-layer lead frame as set forth in claim 8 wherein said first and second connector films are formed of polyimide.
Claim 12
Dependent Claim 29 words
A multi-layer lead frame as set forth in claim 8 wherein at least one of said first and second connector films is self-adhesive upon application of heat and pressure.

References Cited (Backward Citations)

US3597834A Cited
US3848077A Cited
US4113981A Cited
US4925024A Cited
US5180888A Cited
WO1991006978A2 Cited
US5025114A Cited
JPH03266306A Cited
US5262226A Cited
US5183969A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-03-20 1998-09-19 1999-03-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-03-20 2002-09-19 2003-03-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-03-20 2006-09-19 2007-03-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag