US5399525A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for manufacturing integrated circuits with very narrow electrodes
Assignee: Teledyne e2v Semiconductors SAS
•
Filing: 1992-07-10
•
Granted: 1995-03-21
•
Expires: 2012-07-10
Abstract
Abstract A method for the manufacture of integrated circuits where it is desired to produce narrow conducting grids separated by a narrow gap and uses the lifting-up of silicon nitride (bird's bill) which is formed during a thick localized oxidation. A localized oxidation step is carried out and the oxide formed is totally removed. The edges (20, 22) of a nitride layer (14) stay overhanging. A conforming polycrystalline-silicon deposition enables silicon to be deposited uniformly, including beneath these edges. Finally, vertical anisotropic etching removes the silicon everywhere except beneath the overhanging edges, so that two silicon lines (28, 30) remain. An ion implantation (34) may be performed between the two lines. The method will find particular application for making anti-dazzle systems for photosensitive charge-coupled devices.
Inventors
- 👤 Pierre Blanchard
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:23
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; Y; Y10; Y10S; Y10S148/00; Y10S148/111
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
148 words
A method for manufacture of an anti-dazzle system for a charge-coupled device, the system having two narrow electrodes that are insulated from a substrate and extend symmetrically on either side of a doped region formed in the substrate and that form a charge removal drain, wherein said method comprises the steps of: a) forming a masking layer on a substrate; b) etching said layer to define at least one non-protected strip; c) forming an opening in the substrate at the place where the substrate is not protected by the masking layer, said opening extending also beneath edges of said opening of the masking layer, and leaving these edges overhanging the opening; d) depositing polycrystalline silicon thereon matching a contour of the substrate and the overhanging edges; and e) removing the silicon by etching, and without masking, so that narrow silicon strips remain substantially only beneath the overhanging edges.
Claim 2
Independent Claim
148 words
A method for manufacture of an anti-dazzle system for a charge-coupled device, the system having two narrow electrodes that are insulated from a substrate and extend symmetrically on either side of a doped region formed in the substrate and that form a charge removal drain, wherein said method comprises the steps of: a) forming a masking layer on a substrate; b) etching said layer to define at least one non-protected strip; c) forming an opening in the substrate at the place where the substrate is not protected by the masking layer, said opening extending also beneath edges of said opening of the masking layer, and leaving these edges overhanging the opening; d) depositing polycrystalline silicon thereon matching a contour of the substrate and the overhanging edges; and e) removing the silicon by etching, and without masking, so that narrow silicon strips remain substantially only beneath the overhanging edges.
Claim 3
Dependent Claim
55 words
The method according to claim 1, wherein the masking layer is an oxidation-preventing masking layer, and wherein the formation of the opening includes a step for a thick oxidation of the substrate at places where the substrate is unprotected, and further comprising a step for the removal of said thick oxide before said depositing step.
Claim 4
Dependent Claim
23 words
The method according to claim 1 or 2, further comprising forming a thin insulating layer on the substrate before depositing the silicon layer.
Claim 5
Dependent Claim
29 words
The method according to claim 3, further comprising implanting an impurity in the semiconductor substrate after etching of the silicon, the substrate being masked by the narrow silicon strips.
Claim 6
Dependent Claim
136 words
The method according to claim 1 or 2 for making a frame transfer image pick-up matrix comprising a photosensitive image zone with an anti-dazzle system and a frame memory zone, the image zone comprising columns of photosensitive cells, each column being aligned with a respective column of storage zones of the memory zone, said method including a step for the formation of thick silicon oxide in a pattern demarcated by said masking layer, said pattern simultaneously defining, firstly, the location of anti-dazzle devices between the adjacent columns of pixels of the image zone and, secondly, the location of the thick oxide columns between the corresponding adjacent columns of storage zones of the memory zone, and wherein said method steps which form the anti-dazzle system are performed in the image zone but not in the memory zone.
Claim 7
Dependent Claim
29 words
The method according to claim 5, wherein an impurity is implanted in the semiconductor substrate after etching of the silicon, the substrate being masked by the narrow silicon strips.
Claim 8
Dependent Claim
63 words
The method according to claim 1, wherein said opening in the substrate is formed by localized thick oxidation followed by a step of de-oxidation, and wherein an impurity is implanted in the substrate through the masking layer after the formation of the thick oxide and before removal of this thick oxide, the thick oxide serving as a mask against the implantation of impurities.
Claim 9
Dependent Claim
15 words
The method according to claim 7, wherein said masking layer is an oxidation-preventing masking layer.
Claim 10
Dependent Claim
24 words
The method according to claim 7 or 8, further forming and comprising a thin insulating layer on the substrate before depositing the silicon layer.
Claim 11
Dependent Claim
63 words
The method according to claim 1 or 7, wherein said substrate includes at least one semiconductor material covered with a thick insulating layer, the masking layer is a masking layer to prevent the insulating layer from being etched and the step of etching the substrate includes a step for etching the thick insulating layer, with underetching beneath the edges of the masking layer.
Claim 12
Dependent Claim
61 words
The method according to claim 5, wherein said substrate includes at least one semiconductor material covered with a thick insulating layer, the masking layer is a masking layer to prevent the insulating layer from being etched and the step of etching the substrate includes a step for etching the thick insulating layer, with underetching beneath the edges of the masking layer.
Claim 13
Dependent Claim
70 words
The method according to claim 1, wherein after etching of the silicon, a second layer of polycrystalline silicon is deposited under conditions suitable for filling the gap between the narrow silicon strips and for forming a thickness of silicon above this gap, and wherein a thickness of polycrystalline silicon at least equal to the finally deposited thickness is then removed uniformly, allowing some silicon to remain between the narrow strips.
Claim 14
Dependent Claim
65 words
A method according to claim 1 or 7 or 12, wherein the substrate includes at least one semiconductor material covered with a thick insulating layer, the masking layer is a masking layer to prevent the insulating layer from being etched and the step for etching the substrate includes a step for etching the thick insulating layer, with underetching beneath the edges of the masking layer.
Claim 15
Dependent Claim
61 words
A method according to claim 5, wherein the substrate includes at least one semiconductor material covered with a thick insulating layer, the masking layer is a masking layer to prevent the insulating layer from being etched and the step for etching the substrate includes a step for etching the thick insulating layer, with underetching beneath the edges of the masking layer.
References Cited (Backward Citations)
US4774199A
Cited
JPS5965446A
Cited
FR2535527A1
Cited
US4692995A
Cited
US4648941A
Cited
US4710234A
Cited
US4780394A
Cited
US4724218A
Cited
GB2177542A
Cited
US4753900A
Cited
US4873200A
Cited
FR2637418A1
Cited
US5219768A
Cited
EP0435257A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-03-20 | 1998-09-19 | 1999-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-03-20 | 2002-09-19 | 2003-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-03-20 | 2006-09-19 | 2007-03-21 | $7700.00 | Window Closed / Lapsed |