US5390191A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for testing the interconnection between integrated circuits
Assignee: Sony Corp
•
Filing: 1993-01-21
•
Granted: 1995-02-14
•
Expires: 2013-01-21
Abstract
Abstract An integrated circuit for boundary scan is achieved to be simple structure. A testing apparatus 6 provides a testing data to a serial input port SI of a integrated circuit IC1 via a external terminal unit 2. The testing data is output to a parallel input port PI of the integrated circuit IC2 from a parallel output port SO of the integrated circuit IC1, then the testing data is output from the serial output port SO. The testing apparatus 6 compares with the testing data outputted to the integrated circuit IC1 and the testing data outputted from the integrated circuit IC2 so that a state of connection is detected between the parallel output port PO of the integrated circuit IC1 and the parallel input port PI of the integrated circuit IC2. The construction of the integrated circuits can be simplified by using both of inputting and outputting of the serial interface SIF.
Inventors
- 👤 Toru Shiono
- 👤 Toshitaka Senuma
- 👤 Katsumi Matsuno
- 👤 Tokuya Fukuda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:37
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318558
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
271 words
Apparatus for testing the interconnection of first and second integrated circuits including respective parallel data output and input terminals and serial input and output terminals, said first and second integrated circuits being controllable to perform serial to parallel and parallel to serial conversion of test data in a test mode, said serial input and output terminals being operable in said test mode to receive and supply test data and also operable in a non-test mode to receive and supply non-test serial data, and said parallel data output terminal of said first integrated circuit being connected to said parallel data input terminal of said second integrated circuit, the apparatus comprising: means for setting said first and second integrated circuits in said test mode; means for supplying predetermined test data to said serial input terminal of said first integrated circuit; means for controlling said first integrated circuit to convert said predetermined test data to parallel data and to supply said parallel data as an output from said first integrated circuit at its parallel data output terminal; means for controlling said second integrated circuit to read said parallel data supplied to its parallel data input terminal from said parallel data output terminal of said first integrated circuit, to convert said parallel data read by said second integrated circuit to serial data and to supply said serial data as an output from said second integrated circuit at its serial output terminal; and means for comparing said predetermined test data supplied to said serial input terminal of said first integrated circuit with said serial data supplied at said serial output terminal of said second integrated circuit.
Claim 2
Dependent Claim
271 words
Apparatus for testing the interconnection of first and second integrated circuits including respective parallel data output and input terminals and serial input and output terminals, said first and second integrated circuits being controllable to perform serial to parallel and parallel to serial conversion of test data in a test mode, said serial input and output terminals being operable in said test mode to receive and supply test data and also operable in a non-test mode to receive and supply non-test serial data, and said parallel data output terminal of said first integrated circuit being connected to said parallel data input terminal of said second integrated circuit, the apparatus comprising: means for setting said first and second integrated circuits in said test mode; means for supplying predetermined test data to said serial input terminal of said first integrated circuit; means for controlling said first integrated circuit to convert said predetermined test data to parallel data and to supply said parallel data as an output from said first integrated circuit at its parallel data output terminal; means for controlling said second integrated circuit to read said parallel data supplied to its parallel data input terminal from said parallel data output terminal of said first integrated circuit, to convert said parallel data read by said second integrated circuit to serial data and to supply said serial data as an output from said second integrated circuit at its serial output terminal; and means for comparing said predetermined test data supplied to said serial input terminal of said first integrated circuit with said serial data supplied at said serial output terminal of said second integrated circuit.
Claim 3
Dependent Claim
56 words
The apparatus of claim 1, wherein said first integrated circuit includes boundary scan cells associated with its parallel data output terminal and said means for controlling said first integrated circuit controls said first integrated circuit to store in said boundary scan cells said predetermined data supplied to said serial input terminal of said first integrated circuit.
Claim 4
Dependent Claim
51 words
The apparatus of claim 1, wherein said second integrated circuit includes boundary scan cells associated with its parallel data input terminal and said means for controlling said second integrated circuit controls said second integrated circuit to store in said boundary scan cells said parallel data read by said second integrated circuit.
Claim 5
Dependent Claim
57 words
The apparatus of claim 1, wherein said first and second integrated circuits include respective chip selection terminals for enabling said first and second integrated circuits, and said apparatus further comprises means for providing an enable signal to said respective chip selection terminals of said first and second integrated circuits to enable said first and second integrated circuits.
Claim 6
Dependent Claim
22 words
The apparatus of claim 1, wherein said means for supplying test data is an I/O device coupled to said first integrated circuit.
Claim 7
Dependent Claim
87 words
The apparatus of claim 5, wherein said I/O device includes test serial output and input terminals for supplying said predetermined test data and for receiving said serial data, respectively, a test mode selection terminal for supplying a test mode selection signal to said first and second integrated circuits and chip selection terminals for supplying first and second chip selection signals to said first and second integrated circuits, respectively, said first and second integrated circuits being enabled when said respective first and second chip selection signals are supplied.
Claim 8
Dependent Claim
22 words
The apparatus of claim 6, further comprising means for de-coupling said I/O device from said first integrated circuit during said non-test mode.
Claim 9
Dependent Claim
60 words
The apparatus of claim 7, further comprising a microcomputer for controlling said first and second integrated circuits in said non-test mode, and wherein said means for decoupling includes means for coupling said microcomputer to said first and second integrated circuits in said non-test mode and for de-coupling said microcomputer from said first and second integrated circuits in said test mode.
Claim 10
Dependent Claim
62 words
The apparatus of claim 8, wherein said microcomputer includes serial output and input terminals for supplying and receiving serial data to and from said serial input and output terminals, respectively, of said first and second integrated circuits, and chip selection terminals for supplying said first and second chip selection signals to said first and second integrated circuits, respectively, in said non-test mode.
Claim 11
Dependent Claim
69 words
The apparatus of claim 8, wherein said first and second integrated circuits each include a clock terminal for receiving a clock signal, said I/O device includes a test clock output for supplying said clock signal to said first and second integrated circuits in said test mode, and said microcomputer includes a clock output for supplying said clock signal to said first and second integrated circuits in said non-test mode.
Claim 12
Dependent Claim
61 words
The apparatus of claim 1, wherein said first and second integrated circuits include respective chip selection terminals for enabling said first and second integrated circuits, and said apparatus further comprises a microcomputer having chip selection terminals for providing chip selection signals to said respective chip selection terminals of said first and second integrated circuits in said non-test mode and said test-mode.
Claim 13
Dependent Claim
56 words
The apparatus of claim 11, wherein said means for supplying test data is an I/O device having test serial output and input terminals for supplying said predetermined test data and for receiving said serial data, respectively, and a test mode selection terminal for supplying a test mode selection signal to said first and second integrated circuits.
Claim 14
Dependent Claim
22 words
The apparatus of claim 12, further comprising means for de-coupling said I/O device from said first integrated circuit in said non-test mode.
Claim 15
Dependent Claim
41 words
The apparatus of claim 13, wherein said microcomputer includes serial output and input terminals for supplying and receiving serial data to and from said serial input and output terminals, respectively, of said first and second integrated circuits in said non-test mode.
Claim 16
Dependent Claim
57 words
The apparatus of claim 14, wherein said means for de-coupling includes means for coupling said serial output and input terminals of said microcomputer to said first and second integrated circuits in said non-test mode and for de-coupling said serial output and input terminals of said microcomputer from said first and second integrated circuits in said test mode.
Claim 17
Dependent Claim
69 words
The apparatus of claim 15, wherein said first and second integrated circuits each include a clock terminal for receiving a clock signal, said I/O device includes a test clock output for supplying said clock signal to said first and second integrated circuits in said test mode, and said microcomputer includes a clock output for supplying said clock signal to said first and second integrated circuits in said non-test mode.
Claim 18
Dependent Claim
264 words
Method of testing the interconnection of first and second integrated circuits including respective parallel data output and input terminals and serial input and output terminals, said first and second integrated circuits being controllable to perform serial to parallel and parallel to serial conversion of test data in a test mode, said serial input and output terminals being operable in said test mode to receive and supply test data and also operable in a non-test mode to receive and supply non-test serial data, and said parallel data output terminal of said first integrated circuit being connected to said parallel data input terminal of said second integrated circuit, the method comprising the steps of: setting said first and second integrated circuits in said test mode; supplying predetermined test data to said serial input terminal of said first integrated circuit; controlling said first integrated circuit to convert said predetermined test data to parallel data and to supply said parallel data as an output from said first integrated circuit at its parallel data output terminal; controlling said second integrated circuit to read said parallel data supplied to its parallel data input terminal from said parallel data output terminal of said first integrated circuit, to convert said parallel data read by said second integrated circuit to serial data and to supply said serial data as an output from said second integrated circuit at its serial output terminal; and comparing said predetermined test data supplied to said serial input terminal of said first integrated circuit with said serial data supplied at said serial output terminal of said second integrated circuit.
Claim 19
Dependent Claim
264 words
Method of testing the interconnection of first and second integrated circuits including respective parallel data output and input terminals and serial input and output terminals, said first and second integrated circuits being controllable to perform serial to parallel and parallel to serial conversion of test data in a test mode, said serial input and output terminals being operable in said test mode to receive and supply test data and also operable in a non-test mode to receive and supply non-test serial data, and said parallel data output terminal of said first integrated circuit being connected to said parallel data input terminal of said second integrated circuit, the method comprising the steps of: setting said first and second integrated circuits in said test mode; supplying predetermined test data to said serial input terminal of said first integrated circuit; controlling said first integrated circuit to convert said predetermined test data to parallel data and to supply said parallel data as an output from said first integrated circuit at its parallel data output terminal; controlling said second integrated circuit to read said parallel data supplied to its parallel data input terminal from said parallel data output terminal of said first integrated circuit, to convert said parallel data read by said second integrated circuit to serial data and to supply said serial data as an output from said second integrated circuit at its serial output terminal; and comparing said predetermined test data supplied to said serial input terminal of said first integrated circuit with said serial data supplied at said serial output terminal of said second integrated circuit.
Claim 20
Dependent Claim
59 words
The method of claim 17, wherein said first integrated circuit includes boundary scan cells associated with its parallel data output terminal and said step of controlling said first integrated circuit is accomplished by controlling said first integrated circuit to store in said boundary scan cells said predetermined data supplied to said serial input terminal of said first integrated circuit.
Claim 21
Dependent Claim
54 words
The method of claim 17, wherein said second integrated circuit includes boundary scan cells associated with its parallel data input terminal and said step of controlling said second integrated circuit is accomplished by controlling said second integrated circuit to store in said boundary scan cells said parallel data read by said second integrated circuit.
Claim 22
Dependent Claim
50 words
The method of claim 17, wherein said first and second integrated circuits include respective chip selection terminals for enabling said first and second integrated circuits, and said method further comprises the step of providing an enable signal to said respective chip selection terminals of said first and second integrated circuits.
References Cited (Backward Citations)
US4435806A
Cited
US4713702A
Cited
US4791358A
Cited
US4879717A
Cited
US5161160A
Cited
US5056093A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-13 | 1998-08-15 | 1999-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-13 | 2002-08-15 | 2003-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-13 | 2006-08-15 | 2007-02-14 | $7700.00 | Window Closed / Lapsed |