US5384272A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing a non-volatile, virtual ground memory element
Assignee: Cypress Semiconductor Corp
•
Filing: 1994-06-28
•
Granted: 1995-01-24
•
Expires: 2014-06-28
Abstract
Abstract The invention provides a method for manufacturing a non-volatile, virtual ground memory element. The method includes the steps of depositing a first polysilicon layer on gate oxide on a silicon substrate, depositing or growing a first oxide layer, depositing a barrier nitride layer and patterning the first polysilicon layer, the first oxide layer and the barrier nitride layer to form a floating gate. The method further includes the steps of doping a region of the silicon substrate adjacent the floating gate to form a bit line region and oxidizing the bit line region in a wet ambient. The method further includes the use of a spacer nitride or spacer oxide/nitride layer to protect the edge of the floating gate during oxidation and to reduce dopant diffusion under the gate. The method further includes the steps of stripping the barrier nitride layer, depositing a second polysilicon layer and patterning the second polysilicon layer to form a control gate.
Inventors
- 👤 Effiong E. Ibok
- 👤 Bradley T. Moore
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 05:37
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10B; H10B69/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
179 words
A method for manufacturing a memory element, said memory element for storing an electrical charge, said storage of said electrical charge defining the storage state of said memory element, said memory element including a floating gate for storing said charge, a bit line region for reading and writing said storage state, and a control gate for electrically coupling said floating gate and said bit line region, the method comprising the steps of: depositing a first polysilicon layer on a silicon substrate; forming a first oxide layer on said first polysilicon layer; depositing a barrier nitride layer on said first oxide layer; patterning said first polysilicon layer, said first oxide layer and said barrier nitride layer, said patterned first polysilicon layer forming said floating gate; doping a region of said silicon substrate adjacent said floating gate to form said bit line region; oxidizing said bit line region in a wet ambient, said wet ambient including both oxygen and water; stripping said barrier nitride layer; depositing a second polysilicon layer; and patterning said second polysilicon layer to form said control gate.
Claim 2
Independent Claim
179 words
A method for manufacturing a memory element, said memory element for storing an electrical charge, said storage of said electrical charge defining the storage state of said memory element, said memory element including a floating gate for storing said charge, a bit line region for reading and writing said storage state, and a control gate for electrically coupling said floating gate and said bit line region, the method comprising the steps of: depositing a first polysilicon layer on a silicon substrate; forming a first oxide layer on said first polysilicon layer; depositing a barrier nitride layer on said first oxide layer; patterning said first polysilicon layer, said first oxide layer and said barrier nitride layer, said patterned first polysilicon layer forming said floating gate; doping a region of said silicon substrate adjacent said floating gate to form said bit line region; oxidizing said bit line region in a wet ambient, said wet ambient including both oxygen and water; stripping said barrier nitride layer; depositing a second polysilicon layer; and patterning said second polysilicon layer to form said control gate.
Claim 3
Dependent Claim
65 words
A method for manufacturing a memory element as recited in claim 1 wherein the method comprises the further steps of depositing a second oxide layer after said doping step, depositing a spacer nitride layer on said second oxide layer, and etching said spacer nitride layer to form nitride spacers on sides of said floating gate adjacent to said bit line region before said oxidizing step.
Claim 4
Dependent Claim
24 words
A method for manufacturing a memory element as recited in claim 1 wherein said barrier nitride layer has a thickness greater than 200 angstroms.
Claim 5
Dependent Claim
25 words
A method for manufacturing a memory element as recited in claim 1 wherein said first oxide layer forming step comprises growing said first oxide layer.
Claim 6
Dependent Claim
25 words
A method for manufacturing a memory element as recited in claim 1 wherein said first oxide layer forming step comprises depositing said first oxide layer.
Claim 7
Dependent Claim
34 words
A method for manufacturing a memory element as recited in claim 1 wherein the method further comprises the step of forming a gate oxide on said silicon substrate before forming said first polysilicon layer.
Claim 8
Independent Claim
215 words
A method for manufacturing a memory element, said memory element for storing an electrical charge, said storage of said electrical charge defining the storage state of said memory element, said memory element including a floating gate for storing said charge, a bit line region for reading and writing said storage state, and a control gate for electrically coupling said floating gate and said bit line region, the method comprising the steps of: depositing a first polysilicon layer on a silicon substrate; forming a first oxide layer on said first polysilicon layer; depositing a barrier nitride layer on said first oxide layer; patterning said first polysilicon layer, said first oxide layer and said barrier nitride layer, said patterned first polysilicon layer forming said floating gate; doping a region of said silicon substrate adjacent said floating gate to form said bit line region; depositing a second oxide layer; depositing a spacer nitride layer on said second oxide layer; etching said spacer nitride layer to form nitride spacers on sides of said floating gate adjacent to said bit line region; oxidizing said bit line region in a wet ambient, said wet ambient including both oxygen and water; stripping said barrier nitride layer; depositing a second polysilicon layer; and patterning said second polysilicon layer to form said control gate.
Claim 9
Independent Claim
215 words
A method for manufacturing a memory element, said memory element for storing an electrical charge, said storage of said electrical charge defining the storage state of said memory element, said memory element including a floating gate for storing said charge, a bit line region for reading and writing said storage state, and a control gate for electrically coupling said floating gate and said bit line region, the method comprising the steps of: depositing a first polysilicon layer on a silicon substrate; forming a first oxide layer on said first polysilicon layer; depositing a barrier nitride layer on said first oxide layer; patterning said first polysilicon layer, said first oxide layer and said barrier nitride layer, said patterned first polysilicon layer forming said floating gate; doping a region of said silicon substrate adjacent said floating gate to form said bit line region; depositing a second oxide layer; depositing a spacer nitride layer on said second oxide layer; etching said spacer nitride layer to form nitride spacers on sides of said floating gate adjacent to said bit line region; oxidizing said bit line region in a wet ambient, said wet ambient including both oxygen and water; stripping said barrier nitride layer; depositing a second polysilicon layer; and patterning said second polysilicon layer to form said control gate.
Claim 10
Dependent Claim
34 words
A method for manufacturing a memory element as recited in claim 7 wherein the method further comprises the step of forming a gate oxide on said silicon substrate before forming said first oxide layer.
Claim 11
Dependent Claim
25 words
A method for manufacturing a memory element as recited in claim 7 wherein said first oxide layer forming step comprises growing said first oxide layer.
Claim 12
Dependent Claim
25 words
A method for manufacturing a memory element as recited in claim 7 wherein said first oxide layer forming step comprises depositing said first oxide layer.
Claim 13
Dependent Claim
21 words
A method for manufacturing a memory element as recited in claim 7 wherein said doping step occurs after said etching step.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-23 | 1998-07-25 | 1999-01-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-23 | 2002-07-25 | 2003-01-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-23 | 2006-07-25 | 2007-01-24 | $7700.00 | Window Closed / Lapsed |