Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
167 words
A method of fabricating a thin film transistor (TFT) having relatively low off-current comprising the steps of: forming a TFT body having a gate electrode, a gate dielectric layer disposed over said gate electrode, a semiconductor layer disposed over said gate dielectric layer, a doped semiconductor layer disposed over said semiconductor layer, and a source-drain metal layer disposed over said doped semiconductor layer; forming a channel region in said TFT body, said channel region being exposed and defined by etching said source-drain metal layer, the underlying doped semiconductor layer, and a portion of the underlying semiconductor layer so as to form source and drain electrodes; and passivating the channel region, the step of passivating further comprising the steps of wet etching the exposed channel region for a first etch time, dry etching the exposed channel region for a second etch time, wet etching the exposed channel region for a third etch time, treating the exposed channel region with a cleansing solution, and annealing the exposed channel region.
Claim 2
Independent Claim
167 words
A method of fabricating a thin film transistor (TFT) having relatively low off-current comprising the steps of: forming a TFT body having a gate electrode, a gate dielectric layer disposed over said gate electrode, a semiconductor layer disposed over said gate dielectric layer, a doped semiconductor layer disposed over said semiconductor layer, and a source-drain metal layer disposed over said doped semiconductor layer; forming a channel region in said TFT body, said channel region being exposed and defined by etching said source-drain metal layer, the underlying doped semiconductor layer, and a portion of the underlying semiconductor layer so as to form source and drain electrodes; and passivating the channel region, the step of passivating further comprising the steps of wet etching the exposed channel region for a first etch time, dry etching the exposed channel region for a second etch time, wet etching the exposed channel region for a third etch time, treating the exposed channel region with a cleansing solution, and annealing the exposed channel region.
Claim 3
Dependent Claim
35 words
The method of claim 1 wherein the steps of wet etching said exposed channel region for a first etch time and for a third etch time further comprises applying an etchant comprising hydrofluoric acid (HF).
Claim 4
Dependent Claim
24 words
The method of claim 2 wherein the step of dry etching said exposed channel region comprises reactive ion etching (RIE) said exposed channel region.
Claim 5
Dependent Claim
12 words
The method of claim 3 wherein said cleansing solution comprises photoresist stripper.
Claim 6
Dependent Claim
12 words
The method of claim 3 wherein said cleansing solution comprises distilled water.
Claim 7
Dependent Claim
33 words
The method of claim 3 wherein the step of annealing said exposed channel region comprises baking said TFT body at a temperature of about 250° C. for a period of about 30 minutes.
Claim 8
Dependent Claim
21 words
The method of claim 3 wherein said first etch time is in the range between about 20 seconds to 90 seconds.
Claim 9
Dependent Claim
21 words
The method of claim 3 wherein said second etch time is in the range between about 15 seconds to 60 seconds.
Claim 10
Dependent Claim
21 words
The method of claim 3 wherein said third etch time is in the range between about 30 seconds to 90 seconds.
Claim 11
Dependent Claim
41 words
The method of claim 4 wherein the step of treating the exposed channel region with photoresist stripper comprises applying said photoresist stripper to said exposed channel region for a period of about 5 minutes and a temperature of about 80° C.
Claim 12
Dependent Claim
14 words
The method of claim 1 wherein said doped semiconductor material comprises heavily doped n+silicon.
Claim 13
Dependent Claim
12 words
The method of claim 1 wherein said semiconductor material comprises amorphous silicon.
Claim 14
Dependent Claim
25 words
The method of claim 3 further comprising the step of depositing a layer of dielectric passivation material over said TFT body and said channel region.