US5382546A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and method of fabricating same, as well as lead frame used therein and method of fabricating same
Assignee: Hitachi Ltd
•
Filing: 1993-11-10
•
Granted: 1995-01-17
•
Expires: 2013-11-10
Abstract
Abstract In a semiconductor device having a number of pins, there is used an inner lead group comprising a group of upper inner leads 7A present in an upper plane and a group of lower inner leads 7B in a lower plane, the upper inner lead group and the lower inner lead group being laminated together in an insulated from each other through an insulating layer 2C, both end portions in the circumferential direction of each upper inner lead 7A being overlapped with circumferential ends of adjacent lower inner leads 7B, 7B located on both sides of the upper inner lead, and bonding areas 8A of the upper inner leads 7A being positioned radially outwards with respect to bonding areas 8B of the lower inner leads 7B, whereby the pitch between inner leads can be reduced to half, and the number of pins can be increased under the condition that the size of a resin sealing body 24 is fixed. Further, wire bonding can be done properly because a reaction force induced at the time of wire bonding for the upper inner leads 7A is borne at the overlapped portions of the lower inner leads 7B, 7B.
Inventors
- 👤 Tomio Yamada
- 👤 Akio Hoshi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 13:31
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/016; H10W70/00; H10W70/40; H10W70/421; H10W70/435; H10W72/00; H10W72/071; H10W72/0711; H10W72/07141; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/5445; H10W72/547; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
219 words
A method of fabricating a semiconductor device, comprising the steps of: providing a laminated lead frame comprising first and second lead frames laminated to each other, said first and second lead frames each comprising a plurality of inner leads and a plurality of outer leads contiguous to said inner leads respectively in an integral manner, said inner leads each including a bonding area defined by the innermost end and side portions of the inner lead, with an insulating layer being interposed at least between the inner leads of said first lead frame and the inner leads of said second lead frame; providing a semiconductor pellet having an electronic circuitry formed in a main surface thereof and a plurality of electrodes disposed on the main surface; connecting said plural electrodes with the bonding areas of the inner leads of said first and second lead frames electrically using a plurality of wires; and sealing the inner leads of said first and second lead frames, said insulating layer and said semiconductor pellet by means of resin; wherein at least the bonding area of each inner lead of said first lead frame is positioned above two adjacent inner leads of said second lead frame in such a manner that side portions thereof overlap said two adjacent inner leads of the second lead frame.
Claim 2
Independent Claim
219 words
A method of fabricating a semiconductor device, comprising the steps of: providing a laminated lead frame comprising first and second lead frames laminated to each other, said first and second lead frames each comprising a plurality of inner leads and a plurality of outer leads contiguous to said inner leads respectively in an integral manner, said inner leads each including a bonding area defined by the innermost end and side portions of the inner lead, with an insulating layer being interposed at least between the inner leads of said first lead frame and the inner leads of said second lead frame; providing a semiconductor pellet having an electronic circuitry formed in a main surface thereof and a plurality of electrodes disposed on the main surface; connecting said plural electrodes with the bonding areas of the inner leads of said first and second lead frames electrically using a plurality of wires; and sealing the inner leads of said first and second lead frames, said insulating layer and said semiconductor pellet by means of resin; wherein at least the bonding area of each inner lead of said first lead frame is positioned above two adjacent inner leads of said second lead frame in such a manner that side portions thereof overlap said two adjacent inner leads of the second lead frame.
Claim 3
Dependent Claim
29 words
A method of fabricating a semiconductor device according to claim 1, further comprising the step of bending said outer leads nearly perpendicularly to the main surface of said pellet.
Claim 4
Dependent Claim
42 words
A method of fabricating a semiconductor device according to claim 2, further comprising the step of bending the outer end portions of said outer leads in a direction approximately parallel to the main surface of said pellet and away from the pellet.
Claim 5
Dependent Claim
33 words
A method of fabricating a semiconductor device according to claim 1, wherein wire bonding for said first lead frame is carried out after the execution of wire bonding for said second lead frame.
Claim 6
Dependent Claim
35 words
A method of fabricating a semiconductor device according to claim 1, wherein in said sealing step the outer leads of said first lead frame are pressed in a single plane by upper and lower molds.
Claim 7
Dependent Claim
41 words
A method of fabricating a semiconductor device according to claim 1, wherein said second lead frame underlies said first lead frame, and the bonding areas of the inner leads of the second lead frame are not covered with said insulating layer.
Claim 8
Dependent Claim
57 words
A method of fabricating a semiconductor device according to claim 1, wherein at least the bonding area of each inner lead of said first lead frame is positioned above two adjacent inner leads of said second lead frame in such a manner that side portions thereof overlap said two adjacent inner leads of the second lead frame.
Claim 9
Independent Claim
157 words
A method of fabricating a lead frame, comprising the steps of: providing a laminate comprising a first conductor layer and a second conductor layer formed respectively on both sides of an insulating layer; etching said first and second conductor layers to form first and second lead frames, said first and second lead frames each comprising a plurality of inner leads and a plurality of outer leads contiguous respectively to the inner leads in an integral manner, said inner leads each including a bonding area defined by the innermost end and side portions of the inner lead; and etching said insulating layer to expose the bonding areas of said second lead frame, wherein at least the bonding area of each inner lead of said first lead frame is positioned above two adjacent inner leads of said second lead frame in such a manner that side portions thereof overlap said two adjacent inner leads of the second lead frame.
Claim 10
Independent Claim
157 words
A method of fabricating a lead frame, comprising the steps of: providing a laminate comprising a first conductor layer and a second conductor layer formed respectively on both sides of an insulating layer; etching said first and second conductor layers to form first and second lead frames, said first and second lead frames each comprising a plurality of inner leads and a plurality of outer leads contiguous respectively to the inner leads in an integral manner, said inner leads each including a bonding area defined by the innermost end and side portions of the inner lead; and etching said insulating layer to expose the bonding areas of said second lead frame, wherein at least the bonding area of each inner lead of said first lead frame is positioned above two adjacent inner leads of said second lead frame in such a manner that side portions thereof overlap said two adjacent inner leads of the second lead frame.
Claim 11
Dependent Claim
41 words
A method of fabricating a lead frame according to claim 8, wherein in the insulating layer etching step, a pellet bonding portion is exposed simultaneously with the exposure of the bonding areas of the inner leads of said second lead frame.
Claim 12
Dependent Claim
40 words
A method of fabricating a lead frame according to claim 8, wherein said first and second conductor layers are etched toward said insulating layer from the respective sides opposite to the sides which are in contact with the insulating layer.
Claim 13
Dependent Claim
50 words
A method of fabricating a lead frame according to claim 8, further comprising the step of bending the outer leads of at least one of said first and second lead frames to make the outer leads of both first and second lead frames in a same plane with each other.
References Cited (Backward Citations)
JPS52138870A
Cited
US4259436A
Cited
US4308339A
Cited
US5099306A
Cited
JPH02180061A
Cited
US5070039A
Cited
JPH0327563A
Cited
US4987473A
Cited
US5206188A
Cited
US5202288A
Cited
US5140404A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-16 | 1998-07-18 | 1999-01-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-16 | 2002-07-18 | 2003-01-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-16 | 2006-07-18 | 2007-01-17 | $7700.00 | Window Closed / Lapsed |