Patent US5378652A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5378652A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a through hole in multi-layer insulating films

Assignee: Toshiba Corp
•
Filing: 1991-04-03
•
Granted: 1995-01-03
•
Expires: 2011-04-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device with an electrode wiring structure comprises at least one diffused region provided in a semiconductor substrate, a silicon oxide layer covering the substrate surface, a silicon nitride layer provided on the silicon oxide layer, a through-hole reaching the diffused region through the silicon oxide layer from an upper surface of the silicon nitride layer, a silicon semiconductor layer filled in the through-hole and serving as an electrode wiring layer, and an interconnection layer electrically connected to the diffused region through the silicon semiconductor layer. According to the structure, since the silicon oxide layer is covered with the silicon nitride layer, unwanted contaminations such as phosphorus, boron, etc., previously contained in the silicon oxide layer are not added to the silicon semiconductor layer during its growth process. Therefore, the electrode wiring layer of silicon semiconductor having controlled conductivity can be provided.

Inventors

  • 👤 Shuichi Samata
  • 👤 Yuuichi Mikata
  • 👤 Toshiro Usami

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 07:50
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10D62/00; H10D62/80; H10D62/83; H10D64/20; H10D64/23; H10D64/251; H10D64/60; H10D64/62; H10W; H10W20/00; H10W20/40; H10W20/45; H10W20/48; Y; Y10; Y10S; Y10S438/00; Y10S438/902; Y10S438/971

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 129 words
A method of making a semiconductor device comprising the steps of: selectively introducing an opposite conductivity type impurity into one conductivity type semiconductor substrate to provide at least one opposite conductivity type semiconductor region thereto; sequentially forming a silicon oxide layer and an intermediate insulating layer on said semiconductor substrate; depositing a silicon nitride layer on said intermediate insulating layer to prevent unwanted evaporation of an impurity contained in said intermediate insulating layer; forming a through-hole in said silicon nitride layer, said intermediate insulating layer and said silicon oxide layer to reach and directly contact said semiconductor region; filling said through-hole with a doped silicon material; and forming an interconnection layer on said silicon nitride layer to be electrically connected to said semiconductor region through said doped silicon material.
Claim 2
Independent Claim 129 words
A method of making a semiconductor device comprising the steps of: selectively introducing an opposite conductivity type impurity into one conductivity type semiconductor substrate to provide at least one opposite conductivity type semiconductor region thereto; sequentially forming a silicon oxide layer and an intermediate insulating layer on said semiconductor substrate; depositing a silicon nitride layer on said intermediate insulating layer to prevent unwanted evaporation of an impurity contained in said intermediate insulating layer; forming a through-hole in said silicon nitride layer, said intermediate insulating layer and said silicon oxide layer to reach and directly contact said semiconductor region; filling said through-hole with a doped silicon material; and forming an interconnection layer on said silicon nitride layer to be electrically connected to said semiconductor region through said doped silicon material.
Claim 3
Dependent Claim 21 words
The method according to claim 1, wherein said intermediate insulating layer is composed of a silicon oxide film containing an impurity.
Claim 4
Dependent Claim 18 words
The method according to claim 2, wherein said silicon oxide film containing said impurity is a PSG film.
Claim 5
Dependent Claim 18 words
The method according to claim 2, wherein said silicon oxide film containing said impurity is a BSG film.
Claim 6
Dependent Claim 18 words
The method according to claim 2, wherein said silicon oxide film containing said impurity is a BPSG film.
Claim 7
Dependent Claim 21 words
The method according to claim 1, wherein said intermediate insulating layer is composed of a PSG film and a BPSG film.

References Cited (Backward Citations)

US5116780A Cited
US4884123A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-01-02 1998-07-04 1999-01-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-01-02 2002-07-04 2003-01-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-01-02 2006-07-04 2007-01-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag