Patent US5376848A successfully refreshed from Google Patents.
US5376848A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay matching circuit
Assignee: Motorola Solutions Inc
•
Filing: 1993-04-05
•
Granted: 1994-12-27
•
Expires: 2013-04-05
Abstract
Abstract A delay matching circuit has a first node (48), a second node (50), a first loading circuit (54, 56), a second loading circuit (58, 60), a third loading circuit (64) and a buffer circuit (62). The first loading circuit couples a first logic state to the first node responsive to a first state of a control signal. The second loading circuit couples a second logic state to the first node responsive to a second state of the control signal. The buffer circuit electrically couples the first and second nodes. The first loading circuit, second loading circuit and buffer circuit are characterized by a first, a second and a third predetermined electrical impedance, respectively. The third loading circuit is coupled to the second node and is characterized by a fourth predetermined electrical impedance. The disclosed delay matching circuit propagates a clock signal input with a delay equal to the Clock-to-Q delay associated with a flip-flop constructed with similar circuit elements. The disclosed delay matching circuit is useful in circuits, such as phase locked loops, where the simultaneous propagation of two signals is critical.
Inventors
- 👤 C. Christopher Hanke, III
- 👤 William F. Johnstone
- 👤 Michael W. Hodel
- 👤 Tzu-Hui P. Hu
- 👤 Barry Heim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 13:08
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/133; H03K5/134; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/3562; H03K3/35625; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03K2005/00013; H03K2005/00078; H03K2005/00117
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
171 words
A delay matching circuit characterized by a first delay which matches a second delay of a separate circuit, the delay matching circuit comprising: a first node and a second node; a first loading circuit coupled to the first node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the first node responsive to a first state of a control signal, the first loading circuit characterized by a first predetermined electrical impedance; a second loading circuit coupled to the first node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the first node responsive to a second state of the control signal, the second loading circuit characterized by a second predetermined electrical impedance; a buffer circuit electrically coupling the first and second nodes, the buffer circuit characterized by a third predetermined electrical impedance; and a third loading circuit coupled to the second node, the third loading circuit characterized by a fourth predetermined electrical impedance.
Claim 2
Dependent Claim
171 words
A delay matching circuit characterized by a first delay which matches a second delay of a separate circuit, the delay matching circuit comprising: a first node and a second node; a first loading circuit coupled to the first node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the first node responsive to a first state of a control signal, the first loading circuit characterized by a first predetermined electrical impedance; a second loading circuit coupled to the first node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the first node responsive to a second state of the control signal, the second loading circuit characterized by a second predetermined electrical impedance; a buffer circuit electrically coupling the first and second nodes, the buffer circuit characterized by a third predetermined electrical impedance; and a third loading circuit coupled to the second node, the third loading circuit characterized by a fourth predetermined electrical impedance.
Claim 3
Dependent Claim
46 words
The delay matching circuit of claim 1 wherein the first and second loading circuits each further comprise: a first inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 4
Dependent Claim
26 words
The delay matching circuit of claim 2 wherein the buffer circuit and the third loading circuit further comprise a second inverter and a third inverter, respectively.
Claim 5
Dependent Claim
187 words
The delay matching circuit of claim 1 wherein the first loading circuit further comprises: a first transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to a first voltage supply terminal, the control electrode coupled to the first voltage supply terminal; a second transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the first transistor, the first current electrode coupled to the first node, the control electrode coupled to a logical complement of a control signal; a third transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first node, the control electrode coupled to the control signal; and a fourth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the third transistor, the first current electrode coupled to a second voltage supply terminal, the control electrode coupled to the first voltage supply terminal.
Claim 6
Dependent Claim
42 words
The delay matching circuit of claim 4 wherein the second loading circuit further comprises: an inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 7
Dependent Claim
187 words
The delay matching circuit of claim 4 wherein the second loading circuit further comprises: a fifth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to a first voltage supply terminal, the control electrode coupled to the second voltage supply terminal; a sixth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the fifth transistor, the first current electrode coupled to the first node, the control electrode coupled to the control signal; a seventh transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first node, the control electrode coupled to the logical complement of the control signal; and an eighth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the seventh transistor, the first current electrode coupled to a second voltage supply terminal, the control electrode coupled to the second voltage supply terminal.
Claim 8
Dependent Claim
317 words
A delay matching circuit for use with a flip-flop, the flip-flop comprising a first and a second portion, the first portion of the flip-flop coupled to the second portion of the flip-flop, the second portion propagating a logic state received from the first portion responsive to a first state of a control signal, the second portion comprising a first and a second node, a coupling circuit and a latch circuit, the first node coupled to the coupling circuit, the coupling circuit characterized by a first impedance, the coupling circuitry coupling the first portion of the flip-flop to the first node responsive to the control signal, the latch circuit storing a logic state in a first mode, the latch circuit comprising a first and a second circuit path between the first and second nodes, the first circuit path characterized by a second impedance in the first mode, the second circuit path characterized by a third impedance, and the second node characterized by a fourth impedance associated with the first circuit path, the delay matching circuit comprising: a third node and a fourth node; a first loading circuit coupled to the third node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the third node responsive to a first predetermined state of the control signal, the first loading circuit characterized by the first impedance; a second loading circuit coupled to the third node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the third node responsive to a second predetermined state of the control signal, the second loading circuit characterized by the second impedance; a buffer circuit electrically coupling the third and fourth nodes, the buffer circuit characterized by the third impedance; and a third loading circuit coupled to the fourth node, the third loading circuit characterized by the fourth impedance.
Claim 9
Dependent Claim
317 words
A delay matching circuit for use with a flip-flop, the flip-flop comprising a first and a second portion, the first portion of the flip-flop coupled to the second portion of the flip-flop, the second portion propagating a logic state received from the first portion responsive to a first state of a control signal, the second portion comprising a first and a second node, a coupling circuit and a latch circuit, the first node coupled to the coupling circuit, the coupling circuit characterized by a first impedance, the coupling circuitry coupling the first portion of the flip-flop to the first node responsive to the control signal, the latch circuit storing a logic state in a first mode, the latch circuit comprising a first and a second circuit path between the first and second nodes, the first circuit path characterized by a second impedance in the first mode, the second circuit path characterized by a third impedance, and the second node characterized by a fourth impedance associated with the first circuit path, the delay matching circuit comprising: a third node and a fourth node; a first loading circuit coupled to the third node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the third node responsive to a first predetermined state of the control signal, the first loading circuit characterized by the first impedance; a second loading circuit coupled to the third node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the third node responsive to a second predetermined state of the control signal, the second loading circuit characterized by the second impedance; a buffer circuit electrically coupling the third and fourth nodes, the buffer circuit characterized by the third impedance; and a third loading circuit coupled to the fourth node, the third loading circuit characterized by the fourth impedance.
Claim 10
Dependent Claim
46 words
The delay matching circuit of claim 7 wherein the first and second loading circuit each further comprise: a first inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 11
Dependent Claim
26 words
The delay matching circuit of claim 8 wherein the buffer circuit and the third loading circuit further comprise a second inverter and a third inverter, respectively.
Claim 12
Dependent Claim
187 words
The delay matching circuit of claim 7 wherein the first loading circuit further comprises: a first transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to a first voltage supply terminal, the control electrode coupled to the first voltage supply terminal; a second transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the first transistor, the first current electrode coupled to the first node, the control electrode coupled to a logical complement of a control signal; a third transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first node, the control electrode coupled to the control signal; and a fourth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the third transistor, the first current electrode coupled to a second voltage supply terminal, the control electrode coupled to the first voltage supply terminal.
Claim 13
Dependent Claim
42 words
The delay matching circuit of claim 10 wherein the second loading circuit further comprises: an inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 14
Dependent Claim
187 words
The delay matching circuit of claim 10 wherein the second loading circuit further comprises: a fifth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to a first voltage supply terminal, the control electrode coupled to the second voltage supply terminal; a sixth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the fifth transistor, the first current electrode coupled to the third node, the control electrode coupled to the control signal; a seventh transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the third node, the control electrode coupled to the logical complement of the control signal; and an eighth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the seventh transistor, the first current electrode coupled to a second voltage supply terminal, the control electrode coupled to the second voltage supply terminal.
Claim 15
Independent Claim
395 words
An apparatus for controlling a propagation delay, the apparatus comprising: a phase/frequency detector comprising a first and a second input, the first and second input receiving a first and a second clock signal, the first and second clock signal each characterized by a phase and a frequency, the phase/frequency detector generating a first control signal responsive to a phase difference between the first and second clock signals and a frequency difference between the first and second clock signals; an oscillator circuit coupled to the phase/frequency detector, the oscillator circuit generating an output clock signal characterized by a phase and a frequency, the phase and frequency of the output clock signal responsive to the first control signal; a frequency reducing circuit comprising an input and an output, the input receiving a selected clock signal and the output generating a reduced frequency clock signal, the selected clock signal and the reduced frequency clock signal each characterized by a frequency, a ratio of the two frequencies corresponding to a predetermined ratio, the input receiving one of either a reference clock signal or to the output clock signal of the oscillator circuit, the output generating one of either the first or second inputs of the phase/frequency detector; a delay matching circuit receiving the remaining one of either the reference clock signal or the output clock signal of the oscillator circuit and generating the remaining one of either the first or second inputs of the phase/frequency detector, the delay matching circuit comprising: a first node and a second node; a first loading circuit coupled to the first node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the first node responsive to a first state of a control signal, the first loading circuit characterized by a first predetermined electrical impedance; a second loading circuit coupled to the first node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the first node responsive to a second state of the control signal, the second loading circuit characterized by a second predetermined electrical impedance; a buffer circuit electrically coupling the first and second nodes, the buffer circuit characterized by a third predetermined electrical impedance; and a third loading circuit coupled to the second node, the third loading circuit characterized by a fourth predetermined electrical impedance.
Claim 16
Independent Claim
395 words
An apparatus for controlling a propagation delay, the apparatus comprising: a phase/frequency detector comprising a first and a second input, the first and second input receiving a first and a second clock signal, the first and second clock signal each characterized by a phase and a frequency, the phase/frequency detector generating a first control signal responsive to a phase difference between the first and second clock signals and a frequency difference between the first and second clock signals; an oscillator circuit coupled to the phase/frequency detector, the oscillator circuit generating an output clock signal characterized by a phase and a frequency, the phase and frequency of the output clock signal responsive to the first control signal; a frequency reducing circuit comprising an input and an output, the input receiving a selected clock signal and the output generating a reduced frequency clock signal, the selected clock signal and the reduced frequency clock signal each characterized by a frequency, a ratio of the two frequencies corresponding to a predetermined ratio, the input receiving one of either a reference clock signal or to the output clock signal of the oscillator circuit, the output generating one of either the first or second inputs of the phase/frequency detector; a delay matching circuit receiving the remaining one of either the reference clock signal or the output clock signal of the oscillator circuit and generating the remaining one of either the first or second inputs of the phase/frequency detector, the delay matching circuit comprising: a first node and a second node; a first loading circuit coupled to the first node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the first node responsive to a first state of a control signal, the first loading circuit characterized by a first predetermined electrical impedance; a second loading circuit coupled to the first node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the first node responsive to a second state of the control signal, the second loading circuit characterized by a second predetermined electrical impedance; a buffer circuit electrically coupling the first and second nodes, the buffer circuit characterized by a third predetermined electrical impedance; and a third loading circuit coupled to the second node, the third loading circuit characterized by a fourth predetermined electrical impedance.
Claim 17
Dependent Claim
44 words
The apparatus of claim 13 wherein the first and second loading circuits each further comprise: a first inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 18
Dependent Claim
24 words
The apparatus of claim 14 wherein the buffer circuit and the third loading circuit further comprise a second inverter and a third inverter, respectively.
Claim 19
Dependent Claim
185 words
The apparatus of claim 13 wherein the first loading circuit further comprises: a first transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to a first voltage supply terminal, the control electrode coupled to the first voltage supply terminal; a second transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the first transistor, the first current electrode coupled to the first node, the control electrode coupled to a logical complement of a control signal; a third transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first node, the control electrode coupled to the control signal; and a fourth transistor comprising a first current electrode, a second current electrode and a control electrode, the second current electrode coupled to the first current electrode of the third transistor, the first current electrode coupled to a second voltage supply terminal, the control electrode coupled to the first voltage supply terminal.
Claim 20
Dependent Claim
40 words
The apparatus of claim 16 wherein the second loading circuit further comprises: an inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 21
Dependent Claim
319 words
The apparatus of claim 13 wherein the frequency reducing circuit comprises: a first portion of a flip-flop for receiving a logic state; a second portion of a flip-flop coupled to the first portion of the flip-flop, the second portion propagating the logic state received from the first portion responsive to a first state of a second control signal, the second portion comprising: a first node and a second node; a coupling circuit coupled to the first node, the coupling circuit characterized by a first impedance, the coupling circuitry coupling the first portion of the flip-flop tot he first node responsive to the second control signal; and a latch circuit storing a logic state in a first mode, the latch circuit comprising a first and a second circuit path between the first and second nodes, the first circuit path characterized by a second impedance in the first mode, the second circuit path characterized by a third impedance, and the second node characterized by a fourth impedance with the first circuit path; and wherein the delay matching circuit comprises: a third node and a fourth node; a first loading circuit coupled to the third node and to a second voltage supply terminal, the first loading circuit coupling the second voltage supply terminal to the third node responsive to a first predetermined state of the control signal, the first loading circuit characterized by the first impedance; a second loading circuit coupled to the third node and to a first voltage supply terminal, the second loading circuit coupling the first voltage supply terminal to the third node responsive to a second predetermined state of the control signal, the second loading circuit characterized by the second impedance; a buffer circuit electrically coupling the third and fourth nodes, the buffer circuit characterized by the third impedance; and a third loading circuit coupled to the fourth node, the third loading circuit characterized by the fourth impedance.
Claim 22
Dependent Claim
44 words
The apparatus of claim 18 wherein the first and second loading circuits each further comprise: a first inverter comprising an input and an output; and a switch comprising a first and a second terminal, the first terminal coupled to the output of the inverter.
Claim 23
Dependent Claim
24 words
The apparatus of claim 19 wherein the buffer circuit and the third loading circuit further comprise a second inverter and a third inverter, respectively.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-26 | 1998-06-27 | 1998-12-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-26 | 2002-06-27 | 2002-12-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-26 | 2006-06-27 | 2006-12-27 | $7700.00 | Window Closed / Lapsed |