Patent US5372966A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5372966A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making semiconductor device

Assignee: Toshiba Corp
•
Filing: 1994-03-01
•
Granted: 1994-12-13
•
Expires: 2014-03-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In formation of a DRAM, a silicon nitride film is used as a mask to simultaneously expose a semiconductor substrate serving as an active region where an MOSFET is formed and a portion of the periphery of a trench. Therefore, even if the alignment offset of a resist pattern occurs, an interval between adjacent memory cells does not change. The interval between the adjacent memory cells is constantly the same as that when no alignment offset of the resist patter occurs. That is, only an n-type diffusion layer of the memory cell formed at a position adjacent to the trench comes close to source and drain regions of the adjacent memory cell.

Inventors

  • 👤 Yusuke Kohyama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 23:25
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/37

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 161 words
A method of making a semiconductor memory device comprising the step of: (a) preparing a semiconductor substrate of a first conductivity type; (b) forming a first insulating film over said semiconductor substrate; (c) forming a trench in said semiconductor substrate through said first insulating film; p1 (d) forming a second insulating film over an inner wall of said trench; (e) filling said trench with a doped polysilicon layer; (f) depositing a third insulating film over said first insulating film; (g) using said third insulating film as a mask, removing said first insulating film to form an opening for defining both a transistor region and a connect region of said doped polysilicon layer at the same time; (h) forming a transistor on said transistor region; (i) exposing said connect region using said third insulating film as said mask; and (j) forming a conductive layer so as to electrically connect one of source and drain regions of said transistor to said connect region.
Claim 2
Independent Claim 161 words
A method of making a semiconductor memory device comprising the step of: (a) preparing a semiconductor substrate of a first conductivity type; (b) forming a first insulating film over said semiconductor substrate; (c) forming a trench in said semiconductor substrate through said first insulating film; p1 (d) forming a second insulating film over an inner wall of said trench; (e) filling said trench with a doped polysilicon layer; (f) depositing a third insulating film over said first insulating film; (g) using said third insulating film as a mask, removing said first insulating film to form an opening for defining both a transistor region and a connect region of said doped polysilicon layer at the same time; (h) forming a transistor on said transistor region; (i) exposing said connect region using said third insulating film as said mask; and (j) forming a conductive layer so as to electrically connect one of source and drain regions of said transistor to said connect region.
Claim 3
Dependent Claim 22 words
The method according to claim 1, wherein said first insulating layer is silicon oxide, and said third insulating layer is silicon nitride.
Claim 4
Dependent Claim 16 words
The method according to claim 1, wherein said active region is continuous to said connect region.
Claim 5
Independent Claim 140 words
A method of making a semiconductor memory device comprising the step of: (a) preparing a semiconductor substrate of a first conductivity type; (b) forming a first insulating film over said semiconductor substrate; (c) forming a trench in said semiconductor substrate through said first insulating film; (d) forming a second insulating film over an inner wall of said trench; (e) filling said trench with a doped polysilicon layer; (f) depositing a third insulating film over said first insulating film; (g) using said third insulating film as a mask, removing said first insulating film from said semiconductor substrate so as to expose a part of said doped polysilicon layer; (h) growing a semiconductor layer on said semiconductor substrate to provide a polycrystalline semiconductor layer on the exposed portion of said doped polysilicon layer; and (i) forming a transistor on said semiconductor layer.
Claim 6
Independent Claim 140 words
A method of making a semiconductor memory device comprising the step of: (a) preparing a semiconductor substrate of a first conductivity type; (b) forming a first insulating film over said semiconductor substrate; (c) forming a trench in said semiconductor substrate through said first insulating film; (d) forming a second insulating film over an inner wall of said trench; (e) filling said trench with a doped polysilicon layer; (f) depositing a third insulating film over said first insulating film; (g) using said third insulating film as a mask, removing said first insulating film from said semiconductor substrate so as to expose a part of said doped polysilicon layer; (h) growing a semiconductor layer on said semiconductor substrate to provide a polycrystalline semiconductor layer on the exposed portion of said doped polysilicon layer; and (i) forming a transistor on said semiconductor layer.
Claim 7
Dependent Claim 31 words
The method according to claim 4, wherein the step (f) defines a connect region for electrically connecting one of source and drain regions of said transistor to said doped polysilicon layer.

References Cited (Backward Citations)

US4728623A Cited
US4916524A Cited
US4927779A Cited
US5102819A Cited
US5075248A Cited
US4988637A Cited
US5302542A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-12-12 1998-06-13 1998-12-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-12-12 2002-06-13 2002-12-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-12-12 2006-06-13 2006-12-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag