Patent US1710862A successfully refreshed from Google Patents.
Patent US5369378A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5369378A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital DQPSK modulator

Assignee: Sanyo Electric Co Ltd
•
Filing: 1992-11-04
•
Granted: 1994-11-29
•
Expires: 2012-11-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital DQPSK modulator according to the present: invention limits respective bands of symbol mapping data of I phase and Q phase obtained by applying differential encoding and mapping processings to a digital baseband signal, and multiplies the obtained data by the carrier signals by means of the digital filter. Such limiting of the bands and multiplication by the carrier signals are carried out by the digital filter in a time-divisionally multiplexed manner. The digital filter includes a circuit, for accumulating symbol mapping data for each of the I phase and the Q phase corresponding to a plurality of symbol sections, a plurality of ROMs corresponding to the plurality of symbol sections for storing a multiplication result of symbol data corresponding to a predetermined filter waveform and the carrier signal, and an adder for adding data output from these ROMs. The adder outputs a digital modulated signal which is, in turn, converted into an analog modulated signal by a D/A converter.

Inventors

  • 👤 Akio Kosaka
  • 👤 Mitsufumi Yoshimoto
  • 👤 Mitsuji Hama
  • 👤 Toshinori Iinuma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:18
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/20; H04L27/2032; H04L27/2092

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 268 words
A digital modulator comprising: means for differential encoding and mapping a digital baseband signal into a pair of symbol mapping data respectfully corresponding to in-phase and quadrature phase components of said digital baseband signal; means for designating burst transmission; digital filter means, having a predefined impulse response waveform, wherein said impulse response waveform is divided into symbol sections, said digital filter means further comprising: a plurality of memory means, wherein each of said memory means stores numerical values representing a different corresponding one of said symbol sections of said impulse response waveform multiplied by a carrier signal; output masking means for selectively setting the numerical values read from said plurality of memory means to zero; mask controlling means responsive to a designation of burst transmission by said burst transmission designating means, for controlling said output masking means in a predetermined timing pattern; means, connected between said memory means and said encoding and mapping means, for accumulating a predefined number of said pairs of symbol mapping data, said predefined number corresponds to the number of symbol sections into which the impulse response waveform is divided; means, connected to said accumulating means and operating in response to said accumulated pairs of symbol mapping data, for accessing said numerical values in said plurality of memory means; and means, connected to said plurality of memory means, for summing the accessed numerical values from each of the memory means to produce an output signal of said digital filter means; and converting means, connected to said digital filter means, for converting said output signal of said digital filter means into an analog modulated signal.
Claim 2
Dependent Claim 268 words
A digital modulator comprising: means for differential encoding and mapping a digital baseband signal into a pair of symbol mapping data respectfully corresponding to in-phase and quadrature phase components of said digital baseband signal; means for designating burst transmission; digital filter means, having a predefined impulse response waveform, wherein said impulse response waveform is divided into symbol sections, said digital filter means further comprising: a plurality of memory means, wherein each of said memory means stores numerical values representing a different corresponding one of said symbol sections of said impulse response waveform multiplied by a carrier signal; output masking means for selectively setting the numerical values read from said plurality of memory means to zero; mask controlling means responsive to a designation of burst transmission by said burst transmission designating means, for controlling said output masking means in a predetermined timing pattern; means, connected between said memory means and said encoding and mapping means, for accumulating a predefined number of said pairs of symbol mapping data, said predefined number corresponds to the number of symbol sections into which the impulse response waveform is divided; means, connected to said accumulating means and operating in response to said accumulated pairs of symbol mapping data, for accessing said numerical values in said plurality of memory means; and means, connected to said plurality of memory means, for summing the accessed numerical values from each of the memory means to produce an output signal of said digital filter means; and converting means, connected to said digital filter means, for converting said output signal of said digital filter means into an analog modulated signal.
Claim 3
Dependent Claim 42 words
The digital modulator according to claim 1, wherein said mask controlling means sequentially controls said output masking means on the basis of a symbol period so as to perform a ramp process during a rise and a fall of a burst transmission.
Claim 4
Dependent Claim 40 words
The digital modulator according to claim 1, wherein said output masking means includes a plurality of logic gate means provided corresponding to said plurality of memory means, each being closed and opened by the output of said mask controlling means.

References Cited (Backward Citations)

US4584540A Cited
US5115468A Cited
US5140613A Cited
US5225795A Cited
US5175514A Cited
US5157693A Cited
US5177769A Cited
US5177455A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-11-28 1998-05-30 1998-11-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-11-28 2002-05-30 2002-11-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-11-28 2006-05-30 2006-11-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag