US5367689A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for strictly ordered input/output operations for interrupt system integrity
Assignee: Hewlett Packard Development Co LP
•
Filing: 1992-10-02
•
Granted: 1994-11-22
•
Expires: 2012-10-02
Abstract
Abstract A method and apparatus which maintains strict ordering of processor cycles to guarantee that a processor write, such as an EOI instruction, is not executed to the interrupt controller prior to the interrupt request from a requesting device being cleared at the interrupt controller, thus maintaining system integrity. Interrupt controller logic is included on each respective CPU board. The processor can access the interrupt controller over a local bus without having to access the host bus or the expansion bus and thus an interrupt controller access could be completed before a previously generated I/O cycle has completed. Therefore, the apparatus which tracks expansion bus cycles and interrupt controller accesses and maintains strict ordering of these cycles to guarantee that an interrupt request is cleared at the interrupt controller prior to execution of write operation to the interrupt controller.
Inventors
- 👤 Dale J. Mayer
- 👤 John A. Landry
- 👤 Paul R. Culley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 18:13
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/24
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
209 words
An apparatus for maintaining interrupt system integrity in a computer system comprising a host bus, a CPU board coupled to the host bus and including a processor and interrupt controller logic, an expansion bus coupled to the host bus, and interrupt receive logic coupled to the expansion bus, the interrupt receive logic receiving interrupt requests from devices coupled to the expansion bus and providing the interrupt requests to the interrupt controller logic, the apparatus comprising: monitoring means for coupling to the interrupt controller logic and the host bus for monitoring cycles on the host bus and the expansion bus and for determining if an expansion bus cycle is requested by the processor or if an expansion bus cycle requested by the processor is being performed; determining means for coupling to the interrupt controller logic and coupled to said monitoring means for determining if the processor is accessing the interrupt controller; and extending means coupled to said monitoring means and said determining means and for coupling to the host bus for extending and interrupt controller access by the process if said expansion bus cycle is requested by the processor or said expansion bus cycle requested by the processor is being performed and the processor is concurrently accessing the interrupt controller.
Claim 2
Independent Claim
209 words
An apparatus for maintaining interrupt system integrity in a computer system comprising a host bus, a CPU board coupled to the host bus and including a processor and interrupt controller logic, an expansion bus coupled to the host bus, and interrupt receive logic coupled to the expansion bus, the interrupt receive logic receiving interrupt requests from devices coupled to the expansion bus and providing the interrupt requests to the interrupt controller logic, the apparatus comprising: monitoring means for coupling to the interrupt controller logic and the host bus for monitoring cycles on the host bus and the expansion bus and for determining if an expansion bus cycle is requested by the processor or if an expansion bus cycle requested by the processor is being performed; determining means for coupling to the interrupt controller logic and coupled to said monitoring means for determining if the processor is accessing the interrupt controller; and extending means coupled to said monitoring means and said determining means and for coupling to the host bus for extending and interrupt controller access by the process if said expansion bus cycle is requested by the processor or said expansion bus cycle requested by the processor is being performed and the processor is concurrently accessing the interrupt controller.
Claim 3
Dependent Claim
28 words
The apparatus of claim 1, wherein said extending means extends said interrupt controller access by the processor for a period of time after said expansion bus cycle completes.
Claim 4
Dependent Claim
35 words
The apparatus of claim 2, wherein said extending means includes a timer, wherein said timer is loaded when the processor requests said expansion bus cycle and begins counting down after said expansion bus cycle completes.
Claim 5
Dependent Claim
21 words
The apparatus of claim 1, wherein said interrupt controller access by the processor is execution of an end of interrupt instruction.
Claim 6
Independent Claim
159 words
A method for maintaining interrupt system integrity in a computer system comprising a host bus, a CPU board coupled to the host bus, the CPU board including a processor and interrupt controller logic an expansion bus coupled to the host bus and interrupt receive logic coupled to the expansion bus, the interrupt receive logic receiving interrupt requests from devices coupled to the expansion bus and providing the interrupt requests to the interrupt controller logic, the method comprising: monitoring cycles on the host bus and the expansion bus to determine if an expansion bus cycle is requested by the processor or if an expansion bus cycle requested by the processor is being performed; determining if the processor in accessing the interrupt controller; and extending said interrupt controller access if said expansion bus cycle is requested by the processor or if an expansion bus cycle requested by the processor is being performed and the processor is concurrently accessing the interrupt controller.
Claim 7
Independent Claim
159 words
A method for maintaining interrupt system integrity in a computer system comprising a host bus, a CPU board coupled to the host bus, the CPU board including a processor and interrupt controller logic an expansion bus coupled to the host bus and interrupt receive logic coupled to the expansion bus, the interrupt receive logic receiving interrupt requests from devices coupled to the expansion bus and providing the interrupt requests to the interrupt controller logic, the method comprising: monitoring cycles on the host bus and the expansion bus to determine if an expansion bus cycle is requested by the processor or if an expansion bus cycle requested by the processor is being performed; determining if the processor in accessing the interrupt controller; and extending said interrupt controller access if said expansion bus cycle is requested by the processor or if an expansion bus cycle requested by the processor is being performed and the processor is concurrently accessing the interrupt controller.
Claim 8
Dependent Claim
26 words
The method of claim 5, wherein said step of extending extends said interrupt controller access for a period of time after said expansion bus cycle completes.
Claim 9
Dependent Claim
18 words
The method of claim 6, wherein said interrupt controller access is execution of an end of interrupt instruction.
Claim 10
Dependent Claim
206 words
A computer system which enforces strict ordering of interrupt accepts cycles, comprising: a host bus; a CPU board coupled to said host bus and including a processor and interrupt controller logic; an expansion bus coupled to said host bus; devices coupled to said expansion bus; interrupt receive logic coupled to said expansion bus, the interrupt receive logic receiving interrupt requests from said devices coupled to said expansion bus and said interrupt requests to said interrupt controller logic; monitoring means coupled to said interrupt controller logic, said host bus and said expansion bus for monitoring cycles on said host bus and for determining if an expansion bus cycle is requested by said processor or if an expansion bus cycle requested by said processor is being performed; determining means coupled to said interrupt controller logic and said monitoring means for determining if said processor is accessing said interrupt controller; and extending means coupled to said monitoring means and said determining means and for coupling to said host bus for extending aid interrupt controller access by said processor if said expansion bus cycle is requested by said processor or said expansion bus cycle requested by said processor is being performed and said processor is concurrently accessing said interrupt controller.
Claim 11
Dependent Claim
206 words
A computer system which enforces strict ordering of interrupt accepts cycles, comprising: a host bus; a CPU board coupled to said host bus and including a processor and interrupt controller logic; an expansion bus coupled to said host bus; devices coupled to said expansion bus; interrupt receive logic coupled to said expansion bus, the interrupt receive logic receiving interrupt requests from said devices coupled to said expansion bus and said interrupt requests to said interrupt controller logic; monitoring means coupled to said interrupt controller logic, said host bus and said expansion bus for monitoring cycles on said host bus and for determining if an expansion bus cycle is requested by said processor or if an expansion bus cycle requested by said processor is being performed; determining means coupled to said interrupt controller logic and said monitoring means for determining if said processor is accessing said interrupt controller; and extending means coupled to said monitoring means and said determining means and for coupling to said host bus for extending aid interrupt controller access by said processor if said expansion bus cycle is requested by said processor or said expansion bus cycle requested by said processor is being performed and said processor is concurrently accessing said interrupt controller.
References Cited (Backward Citations)
US4835681A
Cited
US5065313A
Cited
US5247654A
Cited
US5109493A
Cited
US5247685A
Cited
US5109517A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |