Patent US5336922A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5336922A Expired / Lapsed US ⏱️ 0.0 years remaining

Device comprising lower and upper silicon layers as capacitor electrodes and method of manufacturing such devices

Assignee: NEC Corp
•
Filing: 1991-07-31
•
Granted: 1994-08-09
•
Expires: 2011-07-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a semiconductor device including charge storage capacitors, each of which includes a patterned electrode having electrode side and top surfaces, a dielectric film on the side and top surfaces, and a covering electrode on the dielectric film, the patterned electrode is composed of a lower silicon layer having layer side and top surfaces and an upper silicon layer lying on the layer side and top surfaces and having the electrode side and top surfaces. The dielectric film may be in direct contact with the electrode side and top surfaces. In this event, the lower silicon layer is preferably doped to a lower concentration between 10 15 and 10 18 atoms per cubic centimeter and the upper silicon layer, to a higher concentration between 10 18 and 10 20 atoms per cubic centimeter. Alternatively, a barrier metal film may be interposed between the dielectric film and the electrode side and top surfaces. In this event, each of the lower and the upper silicon layers is preferably doped to the lower concentration. More preferably, an amorphous silicon film is preliminarily deposited on the micro-rough side and top surfaces of an underlying silicon layer to provide the upper silicon layer having smooth electrode side and top surfaces.

Inventors

  • 👤 Mitsuru Sakamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 21:27
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10D; H10D1/00; H10D1/01; H10D1/041; H10D1/042

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 199 words
A semiconductor device, comprising: a semiconductor substrate having a substrate surface, an insulator film on said substrate surface, and a charge storage capacitor which comprises a patterned electrode patterned on said insulator film and having electrode side surfaces and an electrode top surface, a dielectric film on said electrode side surfaces and said electrode top surface, and a covering electrode on said dielectric film and in which said patterned electrode is composed of a lower silicon layer patterned on said insulator film and having layer side surfaces and a layer top surface and an upper silicon layer having said electrode side surfaces and said electrode top surface and being in electric contact with said lower silicon layer at said layer side surfaces and said layer top surface, wherein said upper silicon layer is in direct contact with said dielectric film at said electrode side surfaces and said electrode top surface and wherein said lower silicon layer is doped with a first impurity to a concentration between 10 15 and 10 18 atoms per cubic centimeter, and said upper silicon layer is doped with a second impurity to a concentration between 10 18 and 10 20 atoms per cubic centimeter.
Claim 2
Dependent Claim 199 words
A semiconductor device, comprising: a semiconductor substrate having a substrate surface, an insulator film on said substrate surface, and a charge storage capacitor which comprises a patterned electrode patterned on said insulator film and having electrode side surfaces and an electrode top surface, a dielectric film on said electrode side surfaces and said electrode top surface, and a covering electrode on said dielectric film and in which said patterned electrode is composed of a lower silicon layer patterned on said insulator film and having layer side surfaces and a layer top surface and an upper silicon layer having said electrode side surfaces and said electrode top surface and being in electric contact with said lower silicon layer at said layer side surfaces and said layer top surface, wherein said upper silicon layer is in direct contact with said dielectric film at said electrode side surfaces and said electrode top surface and wherein said lower silicon layer is doped with a first impurity to a concentration between 10 15 and 10 18 atoms per cubic centimeter, and said upper silicon layer is doped with a second impurity to a concentration between 10 18 and 10 20 atoms per cubic centimeter.
Claim 3
Dependent Claim 28 words
A semiconductor device as claimed in claim 1, further comprising a barrier metal film between said electrode side surfaces and said electrode top surface and said dielectric film.

References Cited (Backward Citations)

JPS60106163A Cited
JPS62259465A Cited
JPH0194645A Cited
JPH01225147A Cited
JPH01255262A Cited
US5079670A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-08 1998-02-07 1998-08-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-08 2002-02-07 2002-08-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-08 2006-02-07 2006-08-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag