US5324677A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making memory cell and a peripheral circuit
Assignee: Seiko Instruments Inc
•
Filing: 1990-12-05
•
Granted: 1994-06-28
•
Expires: 2010-12-05
Abstract
Abstract A semiconductor nonvolatile memory device of the gate insulating type is comprised of a semiconductor substrate, an electrically erasable programmable memory cell having a gate oxide film disposed on the substrate, a floating gate electrode formed on the gate oxide film, and a control gate electrode formed in the substrate under the gate oxide film and separated from the floating gate electrode through the gate oxide film so as to control potential level of the floating gate electrode to effect writing and erasing operation of the memory cell, and a peripheral circuit including a transistor of the gate insulating type having another gate oxide film disposed on the same substrate and formed concurrently with the first mentioned gate oxide film.
Inventors
- 👤 Kazutoshi Ishii
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:28
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683; H10B; H10B41/00; H10B41/40
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
166 words
A method of making a nonvolatile semiconductor having a memory cell with a floating gate and a peripheral circuit, comprising the steps of: forming concurrently a gate oxide film of the memory cell and a gate oxide film of the peripheral circuit on a substrate after forming a field oxide film on the substrate; forming a tunnel-drain region and a control gate electrode of the memory cell within a surface region of the substrate under the gate oxide film of the memory cell; etching selectively the gate oxide film of the memory cell to remove a part thereof over the tunnel-drain region and the control gate electrode; forming concurrently a tunnel oxide on the tunnel-drain region and a thin oxide film on the control gate electrode; forming concurrently a gate electrode of the peripheral circuit and a floating gate electrode and a gate electrode of the memory cell; and forming source regions and drain regions of the peripheral circuit in the surface region of the substrate.
Claim 2
Independent Claim
166 words
A method of making a nonvolatile semiconductor having a memory cell with a floating gate and a peripheral circuit, comprising the steps of: forming concurrently a gate oxide film of the memory cell and a gate oxide film of the peripheral circuit on a substrate after forming a field oxide film on the substrate; forming a tunnel-drain region and a control gate electrode of the memory cell within a surface region of the substrate under the gate oxide film of the memory cell; etching selectively the gate oxide film of the memory cell to remove a part thereof over the tunnel-drain region and the control gate electrode; forming concurrently a tunnel oxide on the tunnel-drain region and a thin oxide film on the control gate electrode; forming concurrently a gate electrode of the peripheral circuit and a floating gate electrode and a gate electrode of the memory cell; and forming source regions and drain regions of the peripheral circuit in the surface region of the substrate.
Claim 3
Dependent Claim
22 words
A method according to claim 1; wherein the tunnel-drain region and the control gate electrode of the memory cell are formed concurrently.
Claim 4
Dependent Claim
45 words
A method according to claim 1; wherein following the step of forming concurrently the tunnel oxide and the thin oxide film, the substrate is not thereafter subjected to a high temperature thermal process carried out at a temperature high enough to degrade the tunnel oxide.
Claim 5
Dependent Claim
19 words
A method according to claim 3; wherein the temperature high enough is a temperature of more than 1050° C.
Claim 6
Independent Claim
187 words
A method of fabricating a nonvolatile semiconductor memory cell and a peripheral circuit, comprising the steps of: concurrently forming on a substrate in the same heating process a gate oxide film of the memory cell and a gate oxide film of the peripheral circuit; forming a tunnel-drain region and a control gate electrode of the memory cell in surface portions of the substrate beneath the gate oxide film of the memory cell; selectively etching the gate oxide film of the memory cell to expose the tunnel-drain region and the control gate electrode; concurrently forming a tunnel oxide film on the tunnel-drain region and an oxide film on the control gate electrode; forming a gate electrode of the peripheral circuit on the gate oxide film concurrently with forming a floating gate electrode of the memory cell on both the tunnel oxide film and the oxide film; forming a gate electrode of the memory cell on the gate oxide film; and forming source and drain regions of the peripheral circuit in spaced-apart relation in a surface portion of the substrate beneath the gate oxide film of the peripheral circuit.
Claim 7
Independent Claim
187 words
A method of fabricating a nonvolatile semiconductor memory cell and a peripheral circuit, comprising the steps of: concurrently forming on a substrate in the same heating process a gate oxide film of the memory cell and a gate oxide film of the peripheral circuit; forming a tunnel-drain region and a control gate electrode of the memory cell in surface portions of the substrate beneath the gate oxide film of the memory cell; selectively etching the gate oxide film of the memory cell to expose the tunnel-drain region and the control gate electrode; concurrently forming a tunnel oxide film on the tunnel-drain region and an oxide film on the control gate electrode; forming a gate electrode of the peripheral circuit on the gate oxide film concurrently with forming a floating gate electrode of the memory cell on both the tunnel oxide film and the oxide film; forming a gate electrode of the memory cell on the gate oxide film; and forming source and drain regions of the peripheral circuit in spaced-apart relation in a surface portion of the substrate beneath the gate oxide film of the peripheral circuit.
Claim 8
Dependent Claim
22 words
A method according to claim 5; wherein the floating gate electrode and the gate electrode of the memory cell are formed concurrently.
Claim 9
Dependent Claim
32 words
A method according to claim 5; wherein the step of forming source and drain regions of the peripheral circuit comprises forming pairs of spaced-apart source and drain regions of complementary MOS transistors.
Claim 10
Dependent Claim
23 words
A method according to claim 5; including forming a field oxide film on the substrate prior to formation of the gate oxide films.
Claim 11
Dependent Claim
22 words
A method according to claim 5; wherein the tunnel-drain region and the control gate electrode of the memory cell are formed concurrently.
Claim 12
Dependent Claim
31 words
A method according to claim 5; including maintaining the substrate, after formation of the tunnel oxide film, at a temperature low enough to prevent thermal degradation of the tunnel oxide film.
Claim 13
Dependent Claim
22 words
A method according to claim 8; wherein the floating gate electrode and the gate electrode of the memory cell are formed concurrently.
Claim 14
Dependent Claim
32 words
A method according to claim 11; wherein the step of forming source and drain regions of the peripheral circuit comprises forming pairs of spaced-apart source and drain regions of complementary MOS transistors.
Claim 15
Dependent Claim
24 words
A method according to claim 10; wherein the step of maintaining comprises maintaining the substrate at a temperature of not more than 1050° C.
References Cited (Backward Citations)
US4019197A
Cited
JPS5226129A
Cited
US4300212A
Cited
US4288863A
Cited
US4404577A
Cited
EP0044384A2
Cited
JPS5718367A
Cited
US4727043A
Cited
JPS57194565A
Cited
JPS58105576A
Cited
JPS58158973A
Cited
EP0120303A2
Cited
US4516313A
Cited
US4616245A
Cited
JPS60258968A
Cited
EP0268315A2
Cited
US4816894A
Cited
JPS63283071A
Cited
US4851361A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-27 | 1997-12-27 | 1998-06-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-27 | 2001-12-27 | 2002-06-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-27 | 2005-12-27 | 2006-06-28 | $7700.00 | Window Closed / Lapsed |