US5322810A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing a semiconductor device
Assignee: Sharp Corp
•
Filing: 1993-02-09
•
Granted: 1994-06-21
•
Expires: 2013-02-09
Abstract
Abstract A method for manufacturing a semiconductor device providing steps of implanting impurity ions on the whole surface of a semiconductor substrate having a plurality of gate portions, in which side walls are formed on gate electrodes, by using the gate portion as masks, and then laminating a first insulating film, carrying out a first heat treatment to diffuse the impurities implanted in the substrate and to form an impurity diffusion layer between the gate portions, removing the first insulating film in a contact formation region which substantially includes the impurity diffusion layer, carrying out a second heat treatment to reduce crystal defects on the impurity diffusion layer and to laminate a second insulating film, which is made of the same material as that of the first insulating film, on the whole surface of the semiconductor substrate including the contact formation region again, and laminating a third insulating film on the whole surface and then carrying out a third heat treatment to flatten the surface.
Inventors
- 👤 Akitsu Ayukawa
- 👤 Hiroshi Ishihara
- 👤 Shigeo Onishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:33
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; Y; Y10; Y10S; Y10S148/00; Y10S148/024
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
95 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) implanting ions in an ion implantation region of a semiconductor substrate between two adjacent gates through a SiO 2 film, and then carrying out middle temperature annealing, (ii) removing the SiO 2 film in the ion implantation region, and (iii) forming a SiN film over the ion implantation region by suing silane compound gas containing chlorine, then (iv) carrying out high temperature annealing whereby the ion diffusion layer is formed from the ion implantation region.
Claim 2
Independent Claim
95 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) implanting ions in an ion implantation region of a semiconductor substrate between two adjacent gates through a SiO 2 film, and then carrying out middle temperature annealing, (ii) removing the SiO 2 film in the ion implantation region, and (iii) forming a SiN film over the ion implantation region by suing silane compound gas containing chlorine, then (iv) carrying out high temperature annealing whereby the ion diffusion layer is formed from the ion implantation region.
Claim 3
Dependent Claim
17 words
A method for manufacturing a semiconductor device according to claim 1, wherein the ions are As ions.
Claim 4
Dependent Claim
40 words
A method for manufacturing a semiconductor device according to claim 1, wherein the high temperature annealing is carried out for 10 to 30 minutes at a temperature of 850° to 950° C. in a N 2 or HCl gas atmosphere.
Claim 5
Dependent Claim
27 words
A method for manufacturing a semiconductor device according to claim 1, wherein the SiO 2 film as the ion implantation mask is removed by reactive ion etching.
Claim 6
Dependent Claim
38 words
A method for manufacturing a semiconductor device according to claim 1, wherein the middle temperature annealing is carried out for 40 to 60 minutes at a temperature of 750 to 850° C. in the N 2 gas atmosphere.
Claim 7
Dependent Claim
34 words
A method for forming an impurity ion diffusion layer for a semiconductor device according to claim 1, wherein a side wall insulating film is formed on the side walls between the two adjacent gates.
Claim 8
Independent Claim
125 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) depositing a SiO 2 film on the whole surface of a Si substrate having gate electrodes, and forming SiO 2 side walls on the gate electrodes so as to make the SiO 2 film remain in an impurity diffusion region on the Si substrate, (ii) implanting impurity ions in the impurity diffusion region, (iii) carrying out a middle temperature heat treatment and then removing the SiO 2 film in the impurity diffusion region, and (iv) depositing a SiN film over the impurity diffusion region and then carrying out a high temperature that treatment whereby the impurity diffusion layer is formed form the impurity diffusion region.
Claim 9
Independent Claim
125 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) depositing a SiO 2 film on the whole surface of a Si substrate having gate electrodes, and forming SiO 2 side walls on the gate electrodes so as to make the SiO 2 film remain in an impurity diffusion region on the Si substrate, (ii) implanting impurity ions in the impurity diffusion region, (iii) carrying out a middle temperature heat treatment and then removing the SiO 2 film in the impurity diffusion region, and (iv) depositing a SiN film over the impurity diffusion region and then carrying out a high temperature that treatment whereby the impurity diffusion layer is formed form the impurity diffusion region.
Claim 10
Dependent Claim
30 words
A method for manufacturing a semiconductor device according to claim 7, wherein the SiO 2 film remaining in the impurity diffusion region has a thickness of 100 to 400 Å.
Claim 11
Dependent Claim
29 words
A method for manufacturing a semiconductor device according to claim 7, wherein the middle temperature heat treatment is carried out for 60 minutes at a temperature of 800° C.
Claim 12
Dependent Claim
29 words
A method for manufacturing a semiconductor device according to claim 7, wherein the high temperature heat treatment is carried out for 30 minutes at a temperature of 950° C.
Claim 13
Dependent Claim
37 words
A method for manufacturing a semiconductor device according to claim 7, wherein the SiN film is formed at a gas flow of SiHCl 2 :NH 4 =1:4 to 6 or SiH 4 :NH 4 =1:4 to 6.
Claim 14
Dependent Claim
29 words
A method for forming an impurity ion diffusion layer for a semiconductor device according to claim 7, wherein a gate electrode is formed by RIE and HF wet etching.
Claim 15
Independent Claim
88 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) implanting ions in an ion implantation region of a semiconductor substrate between two adjacent gates through a SiO 2 film, and then carrying out middle temperature annealing, (ii) removing the SiO 2 in the ion implantation region, (iii) implanting chlorine ions in the ion implantation region in the substrate, then (iv) carrying out high temperature annealing whereby the ion diffusion layer is formed from the ion implantation region.
Claim 16
Independent Claim
88 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) implanting ions in an ion implantation region of a semiconductor substrate between two adjacent gates through a SiO 2 film, and then carrying out middle temperature annealing, (ii) removing the SiO 2 in the ion implantation region, (iii) implanting chlorine ions in the ion implantation region in the substrate, then (iv) carrying out high temperature annealing whereby the ion diffusion layer is formed from the ion implantation region.
Claim 17
Independent Claim
103 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) implanting ions in an ion implantation region of a semiconductor substrate between two adjacent gates using an ion implantation mask, and then carrying out middle temperature annealing, (ii) removing the ion implantation mask (iii) introducing chlorine ions in the ion implantation region in the substrate, then (iv) conducting a heat treatment of the device at a high temperature whereby the ion diffusion layer is formed and causing at least partial fusion of at least some crystal defects occurring in the ion diffusion layer.
Claim 18
Independent Claim
103 words
A method for forming an impurity ion diffusion layer for a semiconductor device, the method comprising the steps of: (i) implanting ions in an ion implantation region of a semiconductor substrate between two adjacent gates using an ion implantation mask, and then carrying out middle temperature annealing, (ii) removing the ion implantation mask (iii) introducing chlorine ions in the ion implantation region in the substrate, then (iv) conducting a heat treatment of the device at a high temperature whereby the ion diffusion layer is formed and causing at least partial fusion of at least some crystal defects occurring in the ion diffusion layer.
Claim 19
Dependent Claim
31 words
A method for forming an impurity ion diffusion layer for a semiconductor device according to claim 14, wherein chlorine ions are introduced by the heat treatment in a HCl gas atmosphere.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-20 | 1997-12-20 | 1998-06-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-20 | 2001-12-20 | 2002-06-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-20 | 2005-12-20 | 2006-06-21 | $7700.00 | Window Closed / Lapsed |