US5319606A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Blocked flash write in dynamic RAM devices
Assignee: International Business Machines Corp
•
Filing: 1992-12-14
•
Granted: 1994-06-07
•
Expires: 2012-12-14
Abstract
Abstract A dynamic random access memory (DRAM) device that is selectively operable in a normal write mode, in a block write mode, or in a blocked flash write mode in accordance with a mode select signal. In the preferred embodiment, each column of a 512×512 DRAM is divided into eight superblocks of 64 columns, each superblock being in turn divided into eight blocks of 8 columns each. An address decoder decodes the most significant column address bits A8-A6 to provide a group select signal specifying a 64-bit superblock, the next most significant column address bits A5-A3 to provide a block select signal specifying a 8-bit block, and the least significant column address bits A2-A0 to provide a cell select signal specifying a particular column. In the normal write mode, data is written to the specified column in the specified block in the specified superblock. In the block write mode, the same data is simultaneously written to selected columns in the specified block in the specified superblock. In the blocked flash write mode, the same data is simultaneously written to selected blocks in the specified superblock. An 8-bit data input line (D7-D0) is used to provide bits that select columns in the block write mode or blocks in the blocked flash write mode.
Inventors
- 👤 Andrew D. Bowen
- 👤 Robert Tamlyn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 23:17
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/4072
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
179 words
A system for updating a memory device having a plurality of binary storage locations, each of said binary storage locations being addressable by a row and column address and being responsive to a write enable signal, wherein said plurality of addressable columns are grouped into blocks and said blocks grouped into superblocks, the system comprising: mode selection means for selecting between one of several modes including column update, block update, flash update and block-flash update; means for receiving an address signal; and address translation means for translating said address signal into memory write enable signals, said address translation means being responsive to said mode selection means and said address signal such that said address signal generates a write enable signal for a single column in column update mode, said address signal generates a write enable signal for a plurality of columns in block update mode, said address signal generates a write enable for all columns in flash update mode, and said address signal generates a write enable signal for all columns in a plurality of blocks in block-flash mode.
Claim 2
Independent Claim
179 words
A system for updating a memory device having a plurality of binary storage locations, each of said binary storage locations being addressable by a row and column address and being responsive to a write enable signal, wherein said plurality of addressable columns are grouped into blocks and said blocks grouped into superblocks, the system comprising: mode selection means for selecting between one of several modes including column update, block update, flash update and block-flash update; means for receiving an address signal; and address translation means for translating said address signal into memory write enable signals, said address translation means being responsive to said mode selection means and said address signal such that said address signal generates a write enable signal for a single column in column update mode, said address signal generates a write enable signal for a plurality of columns in block update mode, said address signal generates a write enable for all columns in flash update mode, and said address signal generates a write enable signal for all columns in a plurality of blocks in block-flash mode.
Claim 3
Dependent Claim
47 words
The system of claim 1, further comprising means for specifying a mask having a plurality of binary digits, wherein said address translation means is responsive to said mask to specify the plurality of columns in block mode and to specify the plurality of blocks in block-flash mode.
Claim 4
Dependent Claim
80 words
The system of claim 1, wherein said address signal has a superblock address component, a block address component and a column address component, and wherein said address translation means comprises an address transformation means and a write enable generation means, and wherein said mode selection means controls said address transformation means such that said column component is transmitted to said write enable generation means only in column update mode, said block component is transmitted only in said block update mode.
Claim 5
Dependent Claim
80 words
The system of claim 2, wherein said address signal has a superblock address component, a block address component and a column address component, and wherein said address translation means comprises an address transformation means and a write enable generation means, and wherein said mode selection means controls said address transformation means such that said column component is transmitted to said write enable generation means only in column update mode, said block component is transmitted only in said block update mode.
Claim 6
Dependent Claim
44 words
The system of claim 4, wherein said mask is transmitted to said write enable means in block update mode in place of said column component, and said mask is transmitted to said write enable mans in block-flash mode in place of said block component.
Claim 7
Independent Claim
125 words
A method for updating a plurality of memory locations in a computer memory device, said plurality of memory locations organized into addressable rows and columns, said update specifying an update mode and update address, the method comprising the steps of: testing said update mode; transforming said update address into a plurality of memory update enable signals based upon said update mode such that update of a single column is enabled if said update mode is normal, update of selected ones of a block of columns is enabled if said mode is block, update of all columns is enabled if said mode is flash, and update of all columns in selected ones of blocks within a set of blocks is enabled if said mode is blocked-flash.
Claim 8
Independent Claim
125 words
A method for updating a plurality of memory locations in a computer memory device, said plurality of memory locations organized into addressable rows and columns, said update specifying an update mode and update address, the method comprising the steps of: testing said update mode; transforming said update address into a plurality of memory update enable signals based upon said update mode such that update of a single column is enabled if said update mode is normal, update of selected ones of a block of columns is enabled if said mode is block, update of all columns is enabled if said mode is flash, and update of all columns in selected ones of blocks within a set of blocks is enabled if said mode is blocked-flash.
Claim 9
Dependent Claim
120 words
The method of claim 6, wherein said transforming step comprises the steps of: transforming said update address into a superblock address component, a block address component and a column address component; transmitting an update enable signal for said single column identified by the combination of said superblock address component, said block address component and said column address component if in normal update mode; transmitting update enable signals for a plurality of columns in said block identified by the combination of said superblock address component and said block address component if in block update mode; and transmitting update enable signals for all columns in a plurality of blocks in said superblock identified by said superblock address component if in blocked-flash mode.
Claim 10
Dependent Claim
35 words
The method of claim 7, wherein said plurality of columns is specified by a binary mask if in block mode, and said plurality of blocks is specified by said binary mask if in blocked-flash mode.
References Cited (Backward Citations)
US500310A
Cited
US3898632A
Cited
US4727363A
Cited
US4823302A
Cited
US4961171A
Cited
US4807189A
Cited
US4945495A
Cited
US4958326A
Cited
US5029141A
Cited
EP0360526A1
Cited
US5065364A
Cited
US5134589A
Cited
US5046049A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-06 | 1997-12-06 | 1998-06-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-06 | 2001-12-06 | 2002-06-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-06 | 2005-12-06 | 2006-06-07 | $7700.00 | Window Closed / Lapsed |