US5316965A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of decreasing the field oxide etch rate in isolation technology
Assignee: Hewlett Packard Development Co LP
•
Filing: 1993-07-29
•
Granted: 1994-05-31
•
Expires: 2013-07-29
Abstract
Abstract An improved process for planarizing an isolation barrier in the fabrication of a semiconductor chip involves reducing the etch rate of the field oxide independently of the sacrificial oxide layer. The field oxide layer is implanted with nitrogen ions and then thermally annealed resulting in a hardened and densified field oxide. In subsequent operations, a sacrificial oxide layer is formed on the semiconductor top surface by thermal oxidation. Upon etching with HF, the etch rate of the hardened field oxide is significantly reduced relative to untreated field oxide. Thus, the exposed hardened field oxide is etched at about the same rate as the sacrificial oxide layer. In the example given, the etch rate of untreated densified TEOS field oxide in 10:1 HF is 6.90 Å/sec, while the etch rate of TEOS field oxide hardened according to the processes of this invention is 5.90 Å/sec. After planarization using the hardened field oxide, depressions in the isolation barrier are eliminated.
Inventors
- 👤 Ara Philipossian
- 👤 Hamid R. Soleimani
- 👤 Brian S. Doyle
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:21
CPC Classifications
H; H10; H10P; H10P95/00; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0143; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/05
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
74 words
A method of selectively retarding the etch rate of field oxide without retarding the etch rate of sacrificial oxide layer in the fabrication of semiconductors devices, comprising: forming a field oxide layer on select locations of a semiconductor substrate surface; implanting nitrogen ions into the field oxide layer; thermally annealing the nitrided field oxide layer; forming a sacrificial oxide layer on the semiconductor substrate surface; and etching select areas of the sacrificial oxide layer.
Claim 2
Independent Claim
74 words
A method of selectively retarding the etch rate of field oxide without retarding the etch rate of sacrificial oxide layer in the fabrication of semiconductors devices, comprising: forming a field oxide layer on select locations of a semiconductor substrate surface; implanting nitrogen ions into the field oxide layer; thermally annealing the nitrided field oxide layer; forming a sacrificial oxide layer on the semiconductor substrate surface; and etching select areas of the sacrificial oxide layer.
Claim 3
Dependent Claim
14 words
The method of claim 1 wherein the semiconductor substrate is undoped or doped silicon.
Claim 4
Dependent Claim
16 words
The method of claim 1 wherein the field oxide is formed by local oxidation of silicon.
Claim 5
Dependent Claim
15 words
The method of claim 1 wherein the field oxide is formed in an isolation trench.
Claim 6
Dependent Claim
15 words
The method of claim 1 wherein the field oxide layer is formed by thermal oxidation.
Claim 7
Dependent Claim
16 words
The method of claim 1 wherein the field oxide layer is formed by chemical vapor deposition.
Claim 8
Dependent Claim
20 words
The method of claim 1 wherein the field oxide layer is formed by vapor deposition of silane or an organosilane.
Claim 9
Dependent Claim
17 words
The method of claim 1 wherein the field oxide layer is formed by vapor deposition of tetraethylorthosilane.
Claim 10
Dependent Claim
11 words
The method of claim 1 wherein the field oxide is densified.
Claim 11
Dependent Claim
27 words
The method of claim 1 wherein the nitrogen ions are implanted at a dose of about 10 13 to about 10 15 ions per cm 2 .
Claim 12
Dependent Claim
29 words
The method of claim 1 wherein the nitrided field oxide layer is annealed at from about 800° to about 1100° C. for about one minute to about one hour.
Claim 13
Dependent Claim
14 words
The method of claim 1 wherein the sacrificial oxide is formed by thermal oxidation.
Claim 14
Dependent Claim
18 words
The method of claim 1 wherein the select locations of sacrificial oxide is etched with aqueous buffered HF.
Claim 15
Dependent Claim
149 words
For use in the fabrication of a semiconductor chip including an isolation trench formed in a semiconductor substrate, said trench having a top wall edge and a bottom and being adjacent to two sides having top surfaces thereon, a process of planarizing the isolation trench comprising the steps of: depositing a layer of silicon dioxide into the trench so as to fill the trench and form a silicon oxide layer even with the top surfaces of the sides; implanting nitrogen ions into silicon dioxide filled trench to form a nitrided silicon oxide layer; thermally annealing the nitrided silicon oxide layer; forming an oxide layer on the top surfaces of the semiconductor substrate; and etching back the oxide layer until the oxide layer is substantially removed from the top surfaces of the sides and until the nitided silicon oxide layer remains even with the top wall edge of the trench.
Claim 16
Dependent Claim
149 words
For use in the fabrication of a semiconductor chip including an isolation trench formed in a semiconductor substrate, said trench having a top wall edge and a bottom and being adjacent to two sides having top surfaces thereon, a process of planarizing the isolation trench comprising the steps of: depositing a layer of silicon dioxide into the trench so as to fill the trench and form a silicon oxide layer even with the top surfaces of the sides; implanting nitrogen ions into silicon dioxide filled trench to form a nitrided silicon oxide layer; thermally annealing the nitrided silicon oxide layer; forming an oxide layer on the top surfaces of the semiconductor substrate; and etching back the oxide layer until the oxide layer is substantially removed from the top surfaces of the sides and until the nitided silicon oxide layer remains even with the top wall edge of the trench.
Claim 17
Dependent Claim
14 words
The process of claim 14 wherein the semiconductor substrate is undoped or doped silicon.
Claim 18
Dependent Claim
16 words
The process of claim 14 wherein the silicon dioxide layer is formed by chemical vapor deposition.
Claim 19
Dependent Claim
20 words
The process of claim 14 wherein the silicon dioxide layer is formed by vapor deposition of silane or an organosilane.
Claim 20
Dependent Claim
17 words
The process of claim 14 wherein the silicon dioxide layer is formed by vapor deposition of tetraethylorthosilane.
Claim 21
Dependent Claim
17 words
The process of claim 14 wherein the silicon dioxide is densified prior to implanting the nitrogen ions.
Claim 22
Dependent Claim
27 words
The process of claim 14 wherein the nitrogen ions are implanted at a dose of about 10 13 to about 10 15 ions per cm 2 .
Claim 23
Dependent Claim
29 words
The process of claim 14 wherein the nitrided silicon oxide layer is annealed at from about 800° to about 1100° C. for about one minute to about one hour.
Claim 24
Dependent Claim
14 words
The process of claim 14 wherein the oxide layer is formed by thermal oxidation.
Claim 25
Dependent Claim
15 words
The process of claim 14 wherein the oxide layer is etched with aqueous buffered HF.
References Cited (Backward Citations)
JPS53114685A
Cited
US4420872A
Cited
JPS62250646A
Cited
US4774197A
Cited
US4892614A
Cited
US4968636A
Cited
US5077234A
Cited
US5130268A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-30 | 1997-11-29 | 1998-05-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-30 | 2001-11-29 | 2002-05-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-30 | 2005-11-29 | 2006-05-31 | $7700.00 | Window Closed / Lapsed |