US5313319A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Active array static protection devices
Assignee: General Electric Co
•
Filing: 1992-06-17
•
Granted: 1994-05-17
•
Expires: 2012-06-17
Abstract
Abstract An active electrical array wafer includes a substrate on which are disposed a plurality of layers of electrically conductive components, such as sets of address lines (for example scan and data lines) that are electrically insulated from one another by a dielectric material. Static protection capacitors to protect against the discharge of static potential between the layers of electrically conductive components are disposed at selected points on the wafer. A static protection line is disposed so as to cross over scan or data lines extending from the active area of the array towards the edge of the wafer. A dielectric material, such as the dielectric material separating the scan and data lines in the active area of the array, is disposed between the static protection line and the crossing-over address line, thereby forming a capacitor in which the two electrodes are the overlying portions of the respective address line and the static protection line. The capacitance of the static protection capacitor is selected, for example by determining the width of the scan protection line, to cause the static protection capacitor to exhibit electrical breakdown before a static potential causes an electrical breakdown between conductive components in the active portion of the array.
Inventors
- 👤 Roger S. Salisbury
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 04:01
CPC Classifications
G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; G02F1/1362; G02F1/136204
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
252 words
An electrical-array wafer protected against damage due to static voltages, comprising: a substrate; a first plurality of electrically conductive address lines disposed on said substrate in a first layer; a second plurality of electrically conductive address lines disposed on said substrate in a second layer, said first and second pluralities of address lines comprising a plurality of data and scan lines respectively, said data and scan lines being electrically insulated from one another; at least one static capacitor electrically coupled to said first plurality of electrically conductive address lines, each of said at least one static capacitors comprising a first electrode, a second electrode, and a dielectric layer disposed therebetween, said first electrode comprising a portion of one of said address lines; and a plurality of electrically conductive static protection lines, each of said static protections lines being disposed in spaced relation to respective ones of said address lines and separated therefrom by said dielectric layer, each of said static protection lines being disposed so that portions thereof cross over respective ones of said address lines at respective crossover points to comprise said second electrode in respective ones of said static capacitors; each of said static capacitors having a predetermined capacitance and being adapted to electrically break down at a selected threshold static potential so as to short the electrically conductive address line exposed to the static potential to one of said static protection lines to thereby prevent dissipation of static potential between said first and second plurality of electrically conductive components.
Claim 2
Dependent Claim
252 words
An electrical-array wafer protected against damage due to static voltages, comprising: a substrate; a first plurality of electrically conductive address lines disposed on said substrate in a first layer; a second plurality of electrically conductive address lines disposed on said substrate in a second layer, said first and second pluralities of address lines comprising a plurality of data and scan lines respectively, said data and scan lines being electrically insulated from one another; at least one static capacitor electrically coupled to said first plurality of electrically conductive address lines, each of said at least one static capacitors comprising a first electrode, a second electrode, and a dielectric layer disposed therebetween, said first electrode comprising a portion of one of said address lines; and a plurality of electrically conductive static protection lines, each of said static protections lines being disposed in spaced relation to respective ones of said address lines and separated therefrom by said dielectric layer, each of said static protection lines being disposed so that portions thereof cross over respective ones of said address lines at respective crossover points to comprise said second electrode in respective ones of said static capacitors; each of said static capacitors having a predetermined capacitance and being adapted to electrically break down at a selected threshold static potential so as to short the electrically conductive address line exposed to the static potential to one of said static protection lines to thereby prevent dissipation of static potential between said first and second plurality of electrically conductive components.
Claim 3
Dependent Claim
21 words
The wafer of claim 1 wherein said dielectric layer comprises one of the group consisting of silicon nitride and silicon oxide.
Claim 4
Dependent Claim
16 words
The wafer of claim 2 wherein said dielectric layer further comprises a layer of intrinsic silicon.
Claim 5
Dependent Claim
21 words
The wafer of claim 1 wherein said dielectric layer comprises the same material disposed between said scan and said data lines.
Claim 6
Dependent Claim
20 words
The wafer of claim 1 wherein said second electrode has a width less than the width of said first electrode.
Claim 7
Dependent Claim
22 words
The wafer of claim 1 further comprising a grounding ring disposed on said wafer and electrically coupled to said static protection line.
Claim 8
Dependent Claim
23 words
The wafer of claim 6 wherein said static protection line is electrically coupled to said grounding ring by at least one coupling capacitor.
Claim 9
Dependent Claim
17 words
The wafer of claim 6 wherein said static protection line is hard wired to said grounding ring.
Claim 10
Dependent Claim
37 words
The wafer of claim 1 further comprising a plurality of liquid crystal cells, each of said cells being electrically coupled to a respective one of said scan lines and to a respective one of said data lines.
Claim 11
Dependent Claim
35 words
The wafer of claim 1 further comprising a plurality of photodiodes, each of said photodiodes being electrically coupled to a respective one of said scan lines and to a respective one of said data lines.
References Cited (Backward Citations)
US4688896A
Cited
US4803536A
Cited
US5027174A
Cited
US5141898A
Cited
US5019002A
Cited
US5068748A
Cited
US5195010A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-16 | 1997-11-15 | 1998-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-16 | 2001-11-15 | 2002-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-16 | 2005-11-15 | 2006-05-17 | $7700.00 | Window Closed / Lapsed |