US5313158A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Test system integrated on a substrate and a method for using such a test system
Assignee: NXP BV
•
Filing: 1993-01-12
•
Granted: 1994-05-17
•
Expires: 2013-01-12
Abstract
Abstract Integrated circuits are arranged in a regular pattern on a semiconductor wafer. The circuits are separated from one another by kerf areas. These kerf areas are used to accommodate test structures from which process parameters can be derived. Because the surface area of these kerf areas is comparatively small, it is necessary to minimize the number of bonding pads or connection terminals for these test structures. The test system is extended with a multiplex circuit whereby a test structure can be selected from the test system and which connects one of the various test structures to always the same connection terminals. Furthermore, using one stimulus which is applied to a connection terminal and which is also the stimulus for the test structure whose response is to be measured, the desired test structure is selected. This is because the multiplex circuit detects on which connection point the stimulus is received and decodes the test structure to be connected to the connection terminals on the basis of the connection pin number.
Inventors
- 👤 Johannes J. M. Joosten
- 👤 Cornelis L. M. van der Klauw
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 22:15
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318505; H; H10; H10P; H10P74/00; G01R31/318511
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
133 words
A test system integrated on a substrate, for at least one of measuring and testing of parameters of respective test structures, the system having externally-accessible connection terminals coupled to the respective test structures via respective switches, for passing a test stimulus from the connection terminals to stimulate a selectable one of the test structures, the system comprising a multiplex circuit having amplifiers having the inputs coupled to said connection terminals and their outputs coupled for controlling closing and opening of the respective switches, the connection terminals being connected concurrently both to the respective test structures and to input terminals of the multiplex circuit for directing the multiplex circuit in controlling closing and opening of the respective switches, and the test stimulus on the connection terminals serving to select one of the test structures.
Claim 2
Dependent Claim
133 words
A test system integrated on a substrate, for at least one of measuring and testing of parameters of respective test structures, the system having externally-accessible connection terminals coupled to the respective test structures via respective switches, for passing a test stimulus from the connection terminals to stimulate a selectable one of the test structures, the system comprising a multiplex circuit having amplifiers having the inputs coupled to said connection terminals and their outputs coupled for controlling closing and opening of the respective switches, the connection terminals being connected concurrently both to the respective test structures and to input terminals of the multiplex circuit for directing the multiplex circuit in controlling closing and opening of the respective switches, and the test stimulus on the connection terminals serving to select one of the test structures.
Claim 3
Dependent Claim
149 words
A test system integrated on a substrate as claimed in claim 1, characterized in that the multiplex circuit comprises a first and a second sub-circuit, each of which comprises a plurality of amplifiers, the amplifiers of the first circuit being connected to different connection terminals, the amplifiers of the second sub-circuit being coupled to different connection terminals each via a respective associated inverter, a combination of each output of the amplifiers of the first sub-circuit and each output of the amplifiers of the second sub-circuit, with the exception of the combination of outputs of the amplifiers of the sub-circuits coupled to the same connection terminal, being coupled to a logic gate whose inputs are connected to the relevant outputs of the amplifiers, an output of each said logic gate controlling a respective group of switches of a test structure for the selection and connection thereof to the connection terminals.
Claim 4
Dependent Claim
30 words
A test system integrated on a substrate as claimed in claim 2, characterized in that each of the amplifiers comprises two series-connected inverters, each said logic gate being an AND-gate.
Claim 5
Dependent Claim
22 words
A test system integrated on a substrate as claimed in claim 1, characterized in that the amplifiers each comprise two series-connected inverters.
Claim 6
Dependent Claim
45 words
A test system integrated on a substrate as claimed in claim 1, characterized in that the amplifiers are fed via a voltage lead which is connected to each connection terminal of the test system via diodes, the diodes all being connected in the same sense.
Claim 7
Dependent Claim
53 words
A substrate in the form of a wafer on which several integrated circuits are provided in a regular pattern, said integrated circuits being separated from one another by kerf areas, characterized in that at least one integrated test system as claimed in claim 1 is provided in the kerf areas on the substrate.
References Cited (Backward Citations)
US3465427A
Cited
US3466544A
Cited
US4336495A
Cited
US4339710A
Cited
US4697095A
Cited
US4743841A
Cited
US4684884A
Cited
US4931722A
Cited
US4901012A
Cited
US4970454A
Cited
US5012185A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-16 | 1997-11-15 | 1998-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-16 | 2001-11-15 | 2002-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-16 | 2005-11-15 | 2006-05-17 | $7700.00 | Window Closed / Lapsed |