Patent US576047A successfully refreshed from Google Patents.
Patent US5311149A successfully refreshed from Google Patents.
US5311149A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated phase locked loop local oscillator
Assignee: Trimble Inc
•
Filing: 1993-03-12
•
Granted: 1994-05-10
•
Expires: 2013-03-12
Abstract
Abstract An embodiment of the present invention is a single-chip GPS receiver front-end comprising a radio frequency amplifier, a voltage-controlled oscillator operating at a first local oscillator frequency, a divide by seven and one-half counter for deriving a second local oscillator frequency from the first and a first and second mixer. The local oscillator frequency is mid-way between two carrier frequencies of interest that may be received by the radio frequency amplifier and the first mixer produces a first intermediate frequency. The second local oscillator frequency is then beat with the first intermediate frequency in the second mixer to produce a second intermediate frequency. A dual-conversion super heterodyne configuration is therefore employed in which the first and second local oscillator frequencies are derived from a single oscillator and the first local oscillator frequency is seven and one-half times the second local oscillator frequency.
Inventors
- 👤 Gary L. Wagner
- 👤 Chung Y. Lau
- 👤 Reed A. Parker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 20:49
CPC Classifications
H; H03; H03D; H03D7/00; H03D7/16; H03D7/161; H03D7/163; H03L; H03L7/00; H03L7/06; H03L7/08; H04; H04B; H04B1/00; H04B1/06; H04B1/16; H04B1/26; H04B1/28
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
149 words
A dual-conversion super heterodyne receiver integrated circuit device, comprising: a radio frequency (RF) amplifier with selection means for receiving a first frequency (F1) carrier signal and a second frequency (F2) carrier signal; a voltage controlled oscillator (VCO) for providing a first local oscillator (LO1) signal having a frequency of approximately (F1+F2) divided by two; a first mixer having inputs connected to respective outputs of the RF amplifier and the VCO and an output for a first intermediate frequency signal; frequency division means connected to an output of the VCO in a phase locked loop configuration and connected to derive a second local oscillator (LO2) signal from LO1 such that LO1 divided by LO2 equals "N.5", where "N" is a positive integer; and a second mixer having inputs derived from respective outputs of the first mixer and the frequency division means and an output for a second intermediate frequency signal.
Claim 2
Dependent Claim
149 words
A dual-conversion super heterodyne receiver integrated circuit device, comprising: a radio frequency (RF) amplifier with selection means for receiving a first frequency (F1) carrier signal and a second frequency (F2) carrier signal; a voltage controlled oscillator (VCO) for providing a first local oscillator (LO1) signal having a frequency of approximately (F1+F2) divided by two; a first mixer having inputs connected to respective outputs of the RF amplifier and the VCO and an output for a first intermediate frequency signal; frequency division means connected to an output of the VCO in a phase locked loop configuration and connected to derive a second local oscillator (LO2) signal from LO1 such that LO1 divided by LO2 equals "N.5", where "N" is a positive integer; and a second mixer having inputs derived from respective outputs of the first mixer and the frequency division means and an output for a second intermediate frequency signal.
Claim 3
Dependent Claim
58 words
The device of claim 1, wherein said frequency F1 is approximately equal to 1575.42 MHz and said frequency F2 is approximately equal to 1227.6 MHz; said first local oscillator LO1 signal is approximately equal to 1401.6 MHz; and said second local oscillator LO2 signal is approximately equal to 186.88 MHz and wherein said positive integer "N" is seven.
Claim 4
Dependent Claim
86 words
The device of claim 1, wherein: the VCO comprises an oscillator having a pair of cross-coupled amplification transistors provided for oscillator gain and a pair of feedback transistors each having its base tied to its emitter provided for capacitive positive feedback and respectively connected between the base of a first one and collector of a second one of said cross-coupled amplification transistors, wherein semiconductor process variations in the Miller capacitance of said amplification transistors are self-corrected by matching variations in the capacitance of said feedback transistors.
Claim 5
Dependent Claim
24 words
The device of claim 1, wherein: the frequency division mans comprises a pulse-swallowing digital divider connected for a divide by seven and one-half function.
Claim 6
Dependent Claim
172 words
A dual-conversion super heterodyne receiver, comprising: a radio frequency (RF) amplifier; a first mixer coupled to an output of the RF amplifier for providing a first intermediate frequency output; a phase locked loop (PLL) including a voltage controlled oscillator (VCO) with an output connected to the first mixer, a numerical counter and a phase-frequency detector for comparing an output of said numerical counter to a reference frequency for phase locked loop operation; a divide by seven and one-half pulse-swallowing counter having an input connected to the PLL and a second local oscillator output for deriving a second local oscillator frequency one seven and a half part of said first local oscillator frequency; a second mixer having respective inputs connected to receive said first intermediate frequency from said first mixer and a second local oscillator signal from said second local oscillator output for providing an output for a second intermediate frequency; and an output stage with low-pass filtering and automatic gain control connected to said second intermediate frequency output of the second mixer.
Claim 7
Dependent Claim
172 words
A dual-conversion super heterodyne receiver, comprising: a radio frequency (RF) amplifier; a first mixer coupled to an output of the RF amplifier for providing a first intermediate frequency output; a phase locked loop (PLL) including a voltage controlled oscillator (VCO) with an output connected to the first mixer, a numerical counter and a phase-frequency detector for comparing an output of said numerical counter to a reference frequency for phase locked loop operation; a divide by seven and one-half pulse-swallowing counter having an input connected to the PLL and a second local oscillator output for deriving a second local oscillator frequency one seven and a half part of said first local oscillator frequency; a second mixer having respective inputs connected to receive said first intermediate frequency from said first mixer and a second local oscillator signal from said second local oscillator output for providing an output for a second intermediate frequency; and an output stage with low-pass filtering and automatic gain control connected to said second intermediate frequency output of the second mixer.
Claim 8
Dependent Claim
80 words
A voltage controlled oscillator (VCO), comprising: a pair of cross-coupled amplification transistors provided for oscillator gain and a pair of feedback transistors each having its base tied to its emitter provided for capacitive positive feedback and respectively connected between the base of a first one and collector of a second one of said cross-coupled amplification transistors, wherein semiconductor process variations in the Miller capacitance of said amplification transistors is self-corrected by matching variations in the capacitance of said feedback transistors.
Claim 9
Dependent Claim
80 words
A voltage controlled oscillator (VCO), comprising: a pair of cross-coupled amplification transistors provided for oscillator gain and a pair of feedback transistors each having its base tied to its emitter provided for capacitive positive feedback and respectively connected between the base of a first one and collector of a second one of said cross-coupled amplification transistors, wherein semiconductor process variations in the Miller capacitance of said amplification transistors is self-corrected by matching variations in the capacitance of said feedback transistors.
Claim 10
Dependent Claim
141 words
A phase locked loop (PLL), comprising: a voltage controlled oscillator (VCO) with an astable multivibrator including a pair of cross-coupled amplification transistors provided for oscillator gain and a pair of feedback transistors each having its base tied to its emitter provided for capacitive positive feedback and respectively connected between the base of a first one and collector of a second one of said cross-coupled amplification transistors, wherein semiconductor process variations in the Miller capacitance of said amplification transistors is self-corrected by matching variations in the capacitance of said feedback transistors; a numeric counter means connected to divide down a sample of an output frequency produced by the VCO; and a phase-frequency detector connected to compare an output of the numeric counter to an externally provided reference frequency and connected to lock an operating frequency of the VCO to said reference frequency.
Claim 11
Dependent Claim
141 words
A phase locked loop (PLL), comprising: a voltage controlled oscillator (VCO) with an astable multivibrator including a pair of cross-coupled amplification transistors provided for oscillator gain and a pair of feedback transistors each having its base tied to its emitter provided for capacitive positive feedback and respectively connected between the base of a first one and collector of a second one of said cross-coupled amplification transistors, wherein semiconductor process variations in the Miller capacitance of said amplification transistors is self-corrected by matching variations in the capacitance of said feedback transistors; a numeric counter means connected to divide down a sample of an output frequency produced by the VCO; and a phase-frequency detector connected to compare an output of the numeric counter to an externally provided reference frequency and connected to lock an operating frequency of the VCO to said reference frequency.
Claim 12
Dependent Claim
27 words
The PLL of claim 7, wherein: the numeric counter means comprises a pulse-swallowing digital divider that is connected to divide an input signal by seven and one-half.
Claim 13
Dependent Claim
58 words
The PLL of claim 8, wherein: said pulse-swallowing digital divider includes a first D-type flip-flop and a second D-type flip-flop with an XOR-gate connected between an D-input of said second D-type flip-flop and a Q-output of said first D-type flip-flop for controlling the number of input clock transitions required to cycle both said first and second D-type flip-flops.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-09 | 1997-11-08 | 1998-05-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-09 | 2001-11-08 | 2002-05-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-09 | 2005-11-08 | 2006-05-10 | $7700.00 | Window Closed / Lapsed |