← Back to Patent Explorer
US5300765A Expired / Lapsed US ⏱️ 0.0 years remaining

Memory card with latch-up protection

Assignee: Mitsubishi Electric Corp
•
Filing: 1992-02-28
•
Granted: 1994-04-05
•
Expires: 2012-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A memory card with a memory element utilizing a CMOS type electric field effect transistor comprises an overcurrent detecting device for detecting the size of current flowing through a power source circuit in order to immediately stop an overcurrent through the power source circuit when a latch-up phenomenon occurs in the memory element and a switch to open the power source circuit when the overcurrent is detected.

Inventors

  • 👤 Masaharu Mizuta

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 16:05
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/28; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K7/00; G06K7/0008

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 310 words
A memory card with a built-in semiconductor memory element which immediately stops an overcurrent when a latch-up phenomenon occurs, said memory card comprising: memory means including one or more writable RAMs having CMOS type electric field effect transistors; power source means including an external power source arranged in an external device and an internal power source connected across said memory means; means for connecting said power source means to said memory means including a power source line connecting the one or more RAMs to the external power source, a ground line, an internal power feed line connecting the one or more RAMs to the internal power source, a common power source line which is connected to the power source line and the internal power feed line at a node and diodes for switching between said internal and external power sources; input and output means for inputting and outputting data signals between said memory means and said external device; switch means for connecting and disconnecting said memory means and said power source means, said switch means including two transistor switches connected respectively to the power source line and the internal feed line; a low voltage detecting circuit connected to the one or more writable RAMs said low voltage detecting circuit transmitting a standby signal to cause the one or more RAMs to enter into a standby state when the voltage of the external power source falls below a predetermined voltage; and overcurrent detecting means for detecting the current from said power source flowing through said means for connecting and for opening said switch means when the current exceeds a predetermined value, said overcurrent detecting means including a current detector connected in series with the common power source line and an overcurrent detecting circuit for transmitting an open circuit signal to open the transistor switches when the current detector detects an overcurrent.
Claim 2
Dependent Claim 310 words
A memory card with a built-in semiconductor memory element which immediately stops an overcurrent when a latch-up phenomenon occurs, said memory card comprising: memory means including one or more writable RAMs having CMOS type electric field effect transistors; power source means including an external power source arranged in an external device and an internal power source connected across said memory means; means for connecting said power source means to said memory means including a power source line connecting the one or more RAMs to the external power source, a ground line, an internal power feed line connecting the one or more RAMs to the internal power source, a common power source line which is connected to the power source line and the internal power feed line at a node and diodes for switching between said internal and external power sources; input and output means for inputting and outputting data signals between said memory means and said external device; switch means for connecting and disconnecting said memory means and said power source means, said switch means including two transistor switches connected respectively to the power source line and the internal feed line; a low voltage detecting circuit connected to the one or more writable RAMs said low voltage detecting circuit transmitting a standby signal to cause the one or more RAMs to enter into a standby state when the voltage of the external power source falls below a predetermined voltage; and overcurrent detecting means for detecting the current from said power source flowing through said means for connecting and for opening said switch means when the current exceeds a predetermined value, said overcurrent detecting means including a current detector connected in series with the common power source line and an overcurrent detecting circuit for transmitting an open circuit signal to open the transistor switches when the current detector detects an overcurrent.
Claim 3
Dependent Claim 214 words
A memory card comprising: a memory element; an internal power source connected to said memory element; a common power source line connected to said memory element; a power source line connected to said common power source line at a first node for delivering current to said memory element; an internal power feed line interconnecting said internal power source and the first node and said internal power source and said memory element; a current detector connected to said common power source line for detecting the current flowing in said common power source line; an overcurrent detecting circuit connected to said current detector which generates a signal when the current flowing in said common power source line exceeds a predetermined value; a first switching element connected to said overcurrent detecting circuit at a first connection point and connected in a in-line manner with said power source line, said first switching element opening responsive to the signal generated by said overcurrent detecting means; and a second switching element connected to said overcurrent detecting circuit, said internal power source and the first node, said second switching element opening responsive to the signal generated by said overcurrent detecting means; whereby said first and second switching elements prevent current from flowing to the memory element when a latch-up phenomenon occurs.
Claim 4
Dependent Claim 214 words
A memory card comprising: a memory element; an internal power source connected to said memory element; a common power source line connected to said memory element; a power source line connected to said common power source line at a first node for delivering current to said memory element; an internal power feed line interconnecting said internal power source and the first node and said internal power source and said memory element; a current detector connected to said common power source line for detecting the current flowing in said common power source line; an overcurrent detecting circuit connected to said current detector which generates a signal when the current flowing in said common power source line exceeds a predetermined value; a first switching element connected to said overcurrent detecting circuit at a first connection point and connected in a in-line manner with said power source line, said first switching element opening responsive to the signal generated by said overcurrent detecting means; and a second switching element connected to said overcurrent detecting circuit, said internal power source and the first node, said second switching element opening responsive to the signal generated by said overcurrent detecting means; whereby said first and second switching elements prevent current from flowing to the memory element when a latch-up phenomenon occurs.

References Cited (Backward Citations)

US3311787A Cited
US4353105A Cited
US4587640A Cited
US4611302A Cited
US4713719A Cited
US4772783A Cited
US4922367A Cited
US4916662A Cited
US4962485A Cited
US4912346A Cited
US5025344A Cited
US5144585A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-04-04 1997-10-04 1998-04-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-04-04 2001-10-04 2002-04-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-04-04 2005-10-04 2006-04-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag