Patent US5298762A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5298762A Expired / Lapsed US ⏱️ 0.0 years remaining

Quantum well switching device with stimulated emission capabilities

Assignee: Northrop Grumman Corp
•
Filing: 1992-09-28
•
Granted: 1994-03-29
•
Expires: 2012-09-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor-insulator-semiconductor (SIS) structure diode device for providing fast optoelectronic switching with stimulated emission. The device includes a substrate which has a buffer layer disposed on top thereof. An n-type cladding layer is disposed on top of the buffer layer. An undoped i-region is disposed on top of the buffer layer. The i-region includes at least one quantum well disposed between two waveguide layers. A lightly doped p-type cladding layer is disposed on top of the i-region. A contact layer is further disposed on top of the p-type cladding layer. First and second contact terminals are included for providing a two-terminal device. The diode advantageously provides good lasing performance, significant negative differential resistance and strong light sensitivity. In an alternate embodiment, a third terminal is connected to the undoped i-region to thereby form a three terminal device.

Inventors

  • 👤 Szutsun S. Ou

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 19:57
CPC Classifications
B; B82; B82Y; B82Y20/00; H; H01; H01S; H01S5/00; H01S5/06; H01S5/062; H01S5/06203; H01S5/30; H01S5/34; H10; H10F; H10F30/00; H10F30/20; H10F30/21; H10F30/22; H10F30/223; H10F77/00; H10F77/10; H10F77/14; H10F77/146; H01S5/305; H01S5/3054; H01S5/3095; H01S5/32; H01S5/3211; H01S5/343; H01S5/34313; H01S5/3432; Y; Y10; Y10S; Y10S257/00; Y10S257/919

Claims Analysis

Total Claims: 28
Claim 1
Independent Claim 111 words
A semiconductor diode device having optoelectronic switching capabilities, said device comprising: a substrate; an n-type cladding layer disposed on top of said substrate; an undoped i-region having at least one quantum well disposed on top of said n-type cladding layer; a p-type cladding layer disposed on top of said i-region, said n-type layer, undoped i-region and p-type layer forming a p-i-n junction; and a contact layer disposed on top of said p-type cladding layer, said p-type and contact layers having characteristics which form a heterojunction that provides a barrier for holes, wherein said p-i-n junction and said heterojunction exhibit negative differential resistance and provide for stimulated emission and optoelectronic switching capabilities.
Claim 2
Dependent Claim 111 words
A semiconductor diode device having optoelectronic switching capabilities, said device comprising: a substrate; an n-type cladding layer disposed on top of said substrate; an undoped i-region having at least one quantum well disposed on top of said n-type cladding layer; a p-type cladding layer disposed on top of said i-region, said n-type layer, undoped i-region and p-type layer forming a p-i-n junction; and a contact layer disposed on top of said p-type cladding layer, said p-type and contact layers having characteristics which form a heterojunction that provides a barrier for holes, wherein said p-i-n junction and said heterojunction exhibit negative differential resistance and provide for stimulated emission and optoelectronic switching capabilities.
Claim 3
Dependent Claim 33 words
The device as defined in claim 1 wherein said i-region further comprises: a first waveguide layer located below said quantum well; and a second waveguide layer disposed on top of said quantum well.
Claim 4
Dependent Claim 21 words
The device as defined in claim 2 wherein said i-region includes a plurality of quantum wells having barrier layers located therebetween.
Claim 5
Dependent Claim 31 words
The device as defined in claim 1 further comprising: a first ohmic contact layer disposed on top of said contact layer; and a second ohmic contact layer connected to said substrate.
Claim 6
Dependent Claim 32 words
The device as defined in claim 4 further comprising: a first contact terminal connected to said first ohmic contact layer; and a second contact terminal connected to said second ohmic contact layer.
Claim 7
Dependent Claim 33 words
The device as defined in claim 5 wherein said device further includes a third ohmic contact layer implanted within the i-region, said third ohmic contact layer having a third contact terminal connected thereto.
Claim 8
Dependent Claim 21 words
The device as defined in claim 1 further comprising: a buffer layer disposed between said substrate and said n-type cladding layer.
Claim 9
Dependent Claim 17 words
The device as defined in claim 7 wherein said substrate and buffer layer include gallium arsenide (GaAs).
Claim 10
Dependent Claim 29 words
The device as defined in claim 1 wherein said p-type and n-type cladding layers include gallium aluminum arsenide (GaAlAs) and said p-type cladding layer has a p - doping.
Claim 11
Dependent Claim 18 words
The device as defined in claim 1 wherein said contact layer includes p + -type gallium arsenide (GaAs).
Claim 12
Dependent Claim 123 words
A three terminal semiconductor device comprising: a substrate; an n-type cladding layer disposed above said substrate; an undoped i-region having at least one quantum well disposed on top of said n-type cladding layer; a p - -type cladding layer disposed on top of said i-region; a p + -type contact layer disposed on top of said p - -type cladding layer; a first ohmic contact layer disposed on top of said p + -type contact layer and having a first contact terminal connected thereto; a second ohmic contact layer connected to said substrate and having a second contact terminal connected thereto; and a third ohmic contact layer implanted within said i-region, said third ohmic contact layer having a third contact terminal connected thereto.
Claim 13
Dependent Claim 123 words
A three terminal semiconductor device comprising: a substrate; an n-type cladding layer disposed above said substrate; an undoped i-region having at least one quantum well disposed on top of said n-type cladding layer; a p - -type cladding layer disposed on top of said i-region; a p + -type contact layer disposed on top of said p - -type cladding layer; a first ohmic contact layer disposed on top of said p + -type contact layer and having a first contact terminal connected thereto; a second ohmic contact layer connected to said substrate and having a second contact terminal connected thereto; and a third ohmic contact layer implanted within said i-region, said third ohmic contact layer having a third contact terminal connected thereto.
Claim 14
Dependent Claim 27 words
The device as defined in claim 11 wherein said device further comprises a buffer layer disposed on top of said substrate and below said n-type cladding layer.
Claim 15
Dependent Claim 33 words
The device as defined in claim 11 wherein said i-region further comprises: a first waveguide layer located below said quantum well; and a second waveguide layer disposed on top of said quantum well.
Claim 16
Dependent Claim 92 words
A semiconductor diode device with switching capabilities, said device comprising: a substrate; an n-type layer disposed above said substrate; an undoped i-region having at least one quantum well disposed on top of said n-type layer; a p-type layer disposed on top of said i-region, said n-type layer, undoped i-region and p-type layer forming a p-i-n junction; and a contact layer disposed on top of said p-type layer, said contact and p-type layers having characteristics sufficient to form a heterojunction so that said device exhibits negative differential resistance and provides for switching capabilities.
Claim 17
Dependent Claim 92 words
A semiconductor diode device with switching capabilities, said device comprising: a substrate; an n-type layer disposed above said substrate; an undoped i-region having at least one quantum well disposed on top of said n-type layer; a p-type layer disposed on top of said i-region, said n-type layer, undoped i-region and p-type layer forming a p-i-n junction; and a contact layer disposed on top of said p-type layer, said contact and p-type layers having characteristics sufficient to form a heterojunction so that said device exhibits negative differential resistance and provides for switching capabilities.
Claim 18
Dependent Claim 34 words
The device as defined in claim 14 wherein: said p-type layer includes p - -type gallium aluminum arsenide (GaAlAs); said contact layer includes gallium arsenide (GaAs); and said heterojunction providing a barrier for holes.
Claim 19
Dependent Claim 33 words
The device as defined in claim 14 wherein said i-region further comprises: a first waveguide layer located below said quantum well; and a second waveguide layer disposed on top of said quantum well.
Claim 20
Dependent Claim 80 words
An optoelectronic switching device comprising: input means for receiving a signal; means for providing a depletion region that forms a barrier when the signal is below a first given voltage; semiconductor junction means including a p-i-n junction operatively coupled to a semiconductor heterojunction for generating a regeneration process when the signal is above a second given voltage, wherein said regeneration process provides a negative differential resistance; and means for providing an emission when the signal is above a given current.
Claim 21
Dependent Claim 80 words
An optoelectronic switching device comprising: input means for receiving a signal; means for providing a depletion region that forms a barrier when the signal is below a first given voltage; semiconductor junction means including a p-i-n junction operatively coupled to a semiconductor heterojunction for generating a regeneration process when the signal is above a second given voltage, wherein said regeneration process provides a negative differential resistance; and means for providing an emission when the signal is above a given current.
Claim 22
Dependent Claim 107 words
The device as defined in claim 17 wherein said device further comprises: a p - -type region having gallium arsenide (GaAlAs) for providing said depletion region; an undoped i-region for providing said emission, said i-region being connected to said p - -type region and having at least one quantum well, wherein said p - -type region and i-region form a p - /i junction; and a p + -type region having gallium arsenide (GaAs) connected to said p - -type region for forming a p + /p - heterojunction, wherein said p + /p - heterojunction and said p - /i junction provide for said regeneration process.
Claim 23
Dependent Claim 62 words
The device as defined in claim 18 wherein said i-region further comprises: a first waveguide layer located below said quantum well; and a second waveguide layer disposed on top of said quantum well; wherein said i-region is disposed between an n-type GaAlAs cladding layer and a p - -type GaAlAs cladding layer, said optoelectronic switching device thereby providing for a stimulated emission.
Claim 24
Dependent Claim 41 words
The device as defined in claim 18 wherein said depletion region allows holes to accumulate therein for low bias, said depletion region collapsing for increased bias whereby said holes combine with electrons in said quantum well and begin to lase therein.
Claim 25
Dependent Claim 14 words
The device as defined in claim 17 wherein said signal is an optical signal.
Claim 26
Dependent Claim 14 words
The device as defined in claim 17 wherein said signal is an electrical signal.
Claim 27
Dependent Claim 45 words
A semiconductor switching diode device comprising: a p-i-n junction; and a semiconductor heterojunction providing a barrier for holes and operatively connected to said p-i-n junction, wherein said p-i-n junction and said heterojunction operate so as to exhibit negative differential resistance and provide optoelectronic switching capabilities.
Claim 28
Dependent Claim 45 words
A semiconductor switching diode device comprising: a p-i-n junction; and a semiconductor heterojunction providing a barrier for holes and operatively connected to said p-i-n junction, wherein said p-i-n junction and said heterojunction operate so as to exhibit negative differential resistance and provide optoelectronic switching capabilities.

References Cited (Backward Citations)

US4658402A Cited
US4674100A Cited
US4786957A Cited
US4750183A Cited
US4982408A Cited
US4888783A Cited
JPH02219018A Cited
US5010374A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-03-28 1997-09-27 1998-03-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-03-28 2001-09-27 2002-03-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-03-28 2005-09-27 2006-03-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag