Patent US5296403A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5296403A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a static induction field-effect transistor

Assignee: Tohoku University
•
Filing: 1992-10-23
•
Granted: 1994-03-22
•
Expires: 2012-10-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprises a vertical MIS-SIT which has a smaller source-to-drain distance for operation at ultra-high speed. The semiconductor device has a substrate crystal for epitaxial growth thereon, least two semiconductor regions of different conductivity types deposited by way of epitaxial growth on the substrate crystal according to either metal organic chemical vapor deposition (MO-CVD) or molecular layer epitaxy (MLE), thereby providing a source-drain structure, a gate side formed by etching the semiconductor regions of the source-drain structure, the gate side comprising either a (111)A face or a (111)B face, and a semiconductor region deposited as a gate by way of epitaxial growth on the gate side according to either MO-CVD or MLE.

Inventors

  • 👤 Jun-ichi Nishizawa
  • 👤 Toru Kurabayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 15:04
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/40; H10D62/405; H10D30/00; H10D30/01; H10D30/012; H10D30/202; H10D30/80; H10D30/801; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125; H10D62/80; H10D62/85

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 95 words
A method of manufacturing a semiconductor device, comprising the steps of: depositing at least two semiconductor regions of different conductivity types by way of epitaxial growth on a substrate crystal according to either metal organic chemical vapor deposition or molecular layer epitaxy, thereby providing a source-drain structure; etching said semiconductor regions to form a gate side which comprises either a (111)A face or a (111)B face; and depositing a semiconductor region as a gate by way of epitaxial growth on said gate side according to either metal organic chemical vapor deposition or molecular layer epitaxy.
Claim 2
Independent Claim 95 words
A method of manufacturing a semiconductor device, comprising the steps of: depositing at least two semiconductor regions of different conductivity types by way of epitaxial growth on a substrate crystal according to either metal organic chemical vapor deposition or molecular layer epitaxy, thereby providing a source-drain structure; etching said semiconductor regions to form a gate side which comprises either a (111)A face or a (111)B face; and depositing a semiconductor region as a gate by way of epitaxial growth on said gate side according to either metal organic chemical vapor deposition or molecular layer epitaxy.
Claim 3
Dependent Claim 66 words
A method according to claim 1, wherein said substrate crystal is highly doped with impurities and used as either a source or a drain of the source-drain structure, further including the step of: depositing an insulating layer by way of epitaxial growth between an electrode which serves as said gate and said source region according to either metal organic chemical vapor deposition or molecular layer epitaxy.
Claim 4
Dependent Claim 40 words
A method according to claim 1, wherein said substrate crystal comprises a semi-insulating substrate crystal, further including the step of: exposing a semiconductor layer which is highly doped with impurities for use as a source region of the source-drain structure.
Claim 5
Independent Claim 29 words
A method according to any one of claims 1 through 3, wherein said substrate crystal comprises either one of a (111)A face, a (111)B face, and a (110) face.

References Cited (Backward Citations)

US3865625A Cited
GB2068168A Cited
US4473598A Cited
US4642144A Cited
US4713358A Cited
US4883770A Cited
US5180684A Cited
US5106770A Cited
US5236863A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-03-21 1997-09-20 1998-03-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-03-21 2001-09-20 2002-03-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-03-21 2005-09-20 2006-03-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag