US5289430A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self latching input buffer
Assignee: Texas Instruments Inc
•
Filing: 1992-08-17
•
Granted: 1994-02-22
•
Expires: 2012-08-17
Abstract
Abstract A self latching input buffer is disclosed which includes an address input buffer which is responsive to a first clock signal so as to produce an output signal. data in the input buffer is latched in connection with the receipt of a second clock signal which is produced by a detector which is responsive to the output signal.
Inventors
- 👤 Hiep V. Tran
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 08:44
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356034; H03K3/356043; H03K3/356052; H03K3/356104; H03K3/356113; H03K3/35613; H03K3/356139
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
99 words
A random access memory self-latching input buffer circuit comprising: a clock operable to produce a first clock signal; an input buffer operable to receive the input of a row address from an integrated circuit bond pad in connection with the receipt of said first clock signal; and a detector operable to receive an output from said input buffer, aid detector being further operable to produce a second clock signal in connection with the receipt of said input buffer output said input buffer being operable to latch said row address in connection with the receipt of said second clock signal.
Claim 2
Dependent Claim
99 words
A random access memory self-latching input buffer circuit comprising: a clock operable to produce a first clock signal; an input buffer operable to receive the input of a row address from an integrated circuit bond pad in connection with the receipt of said first clock signal; and a detector operable to receive an output from said input buffer, aid detector being further operable to produce a second clock signal in connection with the receipt of said input buffer output said input buffer being operable to latch said row address in connection with the receipt of said second clock signal.
Claim 3
Dependent Claim
99 words
A random access memory self-latching input buffer circuit comprising: a clock operable to produce a first clock signal; an input buffer operable to receive the input of a column address from an integrated circuit bond pad in connection with the receipt of said first clock signal; and a detector operable to receive an output from said input buffer, said detector being further operable to produce a second clock signal in connection with the receipt of said input buffer output, said input buffer being operable to latch said column address in connection with the receipt of said second clock signal.
Claim 4
Dependent Claim
99 words
A random access memory self-latching input buffer circuit comprising: a clock operable to produce a first clock signal; an input buffer operable to receive the input of a column address from an integrated circuit bond pad in connection with the receipt of said first clock signal; and a detector operable to receive an output from said input buffer, said detector being further operable to produce a second clock signal in connection with the receipt of said input buffer output, said input buffer being operable to latch said column address in connection with the receipt of said second clock signal.
References Cited (Backward Citations)
US4451745A
Cited
US4811294A
Cited
US4985868A
Cited
US4849935A
Cited
US5083296A
Cited
US5144168A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-21 | 1997-08-23 | 1998-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-21 | 2001-08-23 | 2002-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-21 | 2005-08-23 | 2006-02-22 | $7700.00 | Window Closed / Lapsed |