← Back to Patent Explorer
US5144168A Expired / Lapsed US ⏱️ 0.0 years remaining

Self latching input buffer

Assignee: Texas Instruments Inc
•
Filing: 1991-11-26
•
Granted: 1992-09-01
•
Expires: 2011-11-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A self latching input buffer is disclosed which includes an address input buffer which is responsive to a first clock signal so as to produce an output signal. Data in the input buffer is latched in connection with the receipt of a second clock signal which is produced by a detector which is responsive to the output signal.

Inventors

  • 👤 Hiep V. Tran

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 22:48
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356104; H03K3/356113; H03K3/35613; H03K3/356139; H03K3/356017; H03K3/356034; H03K3/356043; H03K3/356052

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 137 words
An input buffer comprising: a latch comprising a first inverter connected to a second inverter, a first pull-down device connected to said latch and being operable to latch the outputs of said first and second inverter, a third inverter, operable to switch said pull-down device both on and off, a first transistor connected to the output of said first inverter, a second transistor connected to the output of said second inverter, a logic element operable to receive input from said first and second inverter outputs, said logic element being further operable to transmit an output signal to the inputs of said third inverter and said first and second transistors; a third transistor connected to said first transistor; a fourth transistor connected to said second transistor, and a second pull-down device connected to said third and fourth transistors.
Claim 2
Dependent Claim 137 words
An input buffer comprising: a latch comprising a first inverter connected to a second inverter, a first pull-down device connected to said latch and being operable to latch the outputs of said first and second inverter, a third inverter, operable to switch said pull-down device both on and off, a first transistor connected to the output of said first inverter, a second transistor connected to the output of said second inverter, a logic element operable to receive input from said first and second inverter outputs, said logic element being further operable to transmit an output signal to the inputs of said third inverter and said first and second transistors; a third transistor connected to said first transistor; a fourth transistor connected to said second transistor, and a second pull-down device connected to said third and fourth transistors.
Claim 3
Dependent Claim 48 words
An input buffer as recited in claim 1 wherein said third transistor is operable to receive a signal corresponding to an address bit, said fourth transistor is operable to receive a reference voltage input and wherein said second pull-down device is operable to receive a clock signal input.
Claim 4
Dependent Claim 19 words
An input buffer as recited in claim 1 wherein said first, second, third, and fourth transistors are n-channel transistors.
Claim 5
Dependent Claim 30 words
An input buffer as recited in claim 1 wherein said logic element is operable to perform logic selected from the group consisting of an OR, NOR, AND, and NAND operation.
Claim 6
Dependent Claim 24 words
An input buffer as recited in claim 1 wherein said first and second inverters each comprises a p-channel transistor connected to an n-channel transistor.

References Cited (Backward Citations)

US4451745A Cited
US4436791A Cited
US4458337A Cited
US4985868A Cited
US4825420A Cited
US4986666A Cited
US4970694A Cited
US4951258A Cited
US5003513A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-09-01 1996-03-02 1996-09-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-09-01 2000-03-02 2000-09-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-09-01 2004-03-02 2004-09-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag