Patent US5289408A successfully refreshed from Google Patents.
US5289408A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory apparatus using tunnel current techniques
Assignee: Olympus Corp
•
Filing: 1992-04-23
•
Granted: 1994-02-22
•
Expires: 2012-04-23
Abstract
Abstract A scanning tunneling microscope memory apparatus comprises first and second integrated circuit (IC) substrates. First and second cantilevers, which can be moved by piezoelectric elements, are arranged on the first and second IC substrates, respectively. Tunnel current probes are provided on a free end of the first cantilever, and a recording element is provided on a free end of the second cantilever. The first and second cantilevers are spaced from each other and overlap such that the tunnel current probes face the recording element. The first or second substrate includes a charge coupled device (CCD) circuit, a control circuit for controlling the CCD circuit and cantilevers, and a drive circuit having a preamplifier, a write circuit, and a servo circuit.
Inventors
- 👤 Yoshiyuki Mimura
- 👤 Hiroshi Kajimura
- 👤 Toshihito Kouchi
- 👤 Akitoshi Toda
- 👤 Yasuo Isono
- 👤 Hiroko Ohta
- 👤 Ryouhei Shimizu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 16:48
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B11/00; G11B11/03; G11B11/08; G11B17/00; G11B19/00; G11B19/02; G11B19/20; G11B21/00; G11B21/02; G11B21/12; G11B5/00; G11B9/00; G11B9/12; G11B9/14; G11B9/1418; G11B9/1427; B; B82; B82Y; B82Y10/00; G01; G01Q; G01Q80/00; Y; Y10; Y10S; Y10S977/00; Y10S977/902; Y10S977/932; Y10S977/943; Y10S977/947
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
215 words
A memory apparatus using tunnel current techniques, comprising: a plurality of tunnel current probes fixed to a first substrate; a recording element fixed to a second substrate, said recording element including a plurality of memory regions respectively facing said plurality of tunnel current probes; moving means for moving at least one of the first and second substrates relative to the other so that each of said plurality of tunnel probes is periodically scanned across its corresponding memory region; input means for providing input data to be stored in said plurality of memory regions; write means receiving said input data and coupled to said plurality of tunnel current probes for writing said input data into said plurality of memory regions; read means coupled to said plurality of tunnel current probes for reading out data written into said plurality of memory regions; interface means coupled to the input means and the write means for transferring data into said plurality of memory regions; first control means for controlling data transfer between the input means and the interface means; and second control means for controlling data transfer between the interface means and the write means, said second control means having a data transfer speed which is an integer multiple, other than one, of that of the first control means.
Claim 2
Dependent Claim
215 words
A memory apparatus using tunnel current techniques, comprising: a plurality of tunnel current probes fixed to a first substrate; a recording element fixed to a second substrate, said recording element including a plurality of memory regions respectively facing said plurality of tunnel current probes; moving means for moving at least one of the first and second substrates relative to the other so that each of said plurality of tunnel probes is periodically scanned across its corresponding memory region; input means for providing input data to be stored in said plurality of memory regions; write means receiving said input data and coupled to said plurality of tunnel current probes for writing said input data into said plurality of memory regions; read means coupled to said plurality of tunnel current probes for reading out data written into said plurality of memory regions; interface means coupled to the input means and the write means for transferring data into said plurality of memory regions; first control means for controlling data transfer between the input means and the interface means; and second control means for controlling data transfer between the interface means and the write means, said second control means having a data transfer speed which is an integer multiple, other than one, of that of the first control means.
Claim 3
Dependent Claim
87 words
The apparatus of claim 1, wherein each of said plurality of memory regions comprises a plurality of recording positions, and said first and second control means, in a data writing mode, synchronize operation of the input means, moving means, and write means for transferring said input data from said input means into assigned recording positions in each of said memory regions and, in a data reading mode, synchronize operation of said moving means and said read means to read out data written into said assigned recording positions.
Claim 4
Dependent Claim
38 words
The apparatus according to claim 1, wherein said write means and said read means are arranged on one of said first and second substrates, and said moving means is arranged on each of the first and second substrates.
Claim 5
Dependent Claim
16 words
The apparatus according to claim 1, wherein said moving means comprises cantilevers formed of piezoelectric elements.
Claim 6
Dependent Claim
28 words
The apparatus according to claim 1, wherein said write means includes means for adjusting a magnitude of voltage applied across the tunnel current probes and the recording element.
Claim 7
Dependent Claim
41 words
The apparatus according to claim 1, wherein said write means includes means for adjusting, in accordance with data to be written, a voltage application time period in which a voltage is applied across the tunnel current probes and the recording element.
Claim 8
Dependent Claim
40 words
The apparatus according to claim 1, wherein said write means includes means for adjusting, in accordance with data to be written, a distance between the tunnel current probes and the recording element, across which a predetermined bias voltage is applied.
Claim 9
Dependent Claim
23 words
The apparatus according to claim 1, wherein said plurality of memory regions and corresponding tunnel current probes are arranged in a rectangular array.
Claim 10
Dependent Claim
42 words
The apparatus of claim 1, wherein said first and second control means control said moving means, said write means and said read means to perform data writing and reading, while scanning the probes across the memory regions in a first-in-first-out recording mode.
Claim 11
Dependent Claim
41 words
The apparatus of claim 1, wherein said first and second control means control said moving means, said write means and said read means to perform data writing and reading, while scanning the probes across the memory regions in a last-in-first-out mode.
Claim 12
Dependent Claim
21 words
The apparatus of claim 1, wherein each of said plurality of tunnel probes is raster scanned across its corresponding memory region.
Claim 13
Dependent Claim
72 words
The apparatus according to claim 1, wherein said input means outputs n-bits of data simultaneously, said recording element comprising a plurality of recording blocks with each recording block including n of said memory regions respectively coupled to receive said n-bits of data, and said first and second control means, in a data writing mode, sequencing through said plurality of recording blocks in synchronization with said input means, moving means and write means.
Claim 14
Dependent Claim
32 words
The apparatus according to claim 12, wherein said first and second control means control said write means and said read means to provide parallel input/output operation for said plurality of recording blocks.
Claim 15
Dependent Claim
229 words
A memory apparatus using tunnel current techniques, comprising: a plurality of tunnel current probes fixed to a first substrate; a recording element fixed to a second substrate, said recording element including a plurality of memory regions respectively facing said plurality of tunnel current probes; moving means for moving at least one of the first and second substrates relative to the other so that each of said plurality of tunnel probes is periodically scanned across its corresponding memory region; input means for providing input data to be stored in said plurality of memory regions; write means receiving said input data and coupled to said plurality of tunnel current probes for writing said input data into said plurality of memory regions; read means coupled to said plurality of tunnel current probes for reading out data written into said plurality of memory regions; interface means coupled to the input means and the write means for transferring data into said plurality of memory regions; first control means for controlling data transfer between the input means and the interface means; and second control means for controlling data transfer between the interface means and the write means, said second control means having a data transfer speed which is an integer multiple, other than one, of that of the first control means; wherein said write means and said read means are fixed to said first substrate.
Claim 16
Dependent Claim
229 words
A memory apparatus using tunnel current techniques, comprising: a plurality of tunnel current probes fixed to a first substrate; a recording element fixed to a second substrate, said recording element including a plurality of memory regions respectively facing said plurality of tunnel current probes; moving means for moving at least one of the first and second substrates relative to the other so that each of said plurality of tunnel probes is periodically scanned across its corresponding memory region; input means for providing input data to be stored in said plurality of memory regions; write means receiving said input data and coupled to said plurality of tunnel current probes for writing said input data into said plurality of memory regions; read means coupled to said plurality of tunnel current probes for reading out data written into said plurality of memory regions; interface means coupled to the input means and the write means for transferring data into said plurality of memory regions; first control means for controlling data transfer between the input means and the interface means; and second control means for controlling data transfer between the interface means and the write means, said second control means having a data transfer speed which is an integer multiple, other than one, of that of the first control means; wherein said write means and said read means are fixed to said first substrate.
Claim 17
Dependent Claim
15 words
The apparatus of claim 14, wherein said input means is fixed to said first substrate.
Claim 18
Dependent Claim
19 words
The apparatus of claim 14, wherein said moving means is fixed on each of said first and second substrates.
Claim 19
Dependent Claim
16 words
The apparatus of claim 14, wherein said input means comprises a charge coupled device (CCD) circuit.
Claim 20
Dependent Claim
21 words
The apparatus of claim 14, wherein each of said plurality of tunnel probes is raster scanned across its corresponding memory region.
Claim 21
Dependent Claim
24 words
The apparatus of claim 14, wherein said first control means, said second control means, and said interface means are fixed to said first substrate.
Claim 22
Dependent Claim
15 words
The apparatus of claim 14, wherein said input means is fixed to said first substrate.
Claim 23
Dependent Claim
19 words
The apparatus of claim 20, wherein said moving means is fixed on each of said first and second substrates.
References Cited (Backward Citations)
US4343993A
Cited
US4831614A
Cited
EP0272935A2
Cited
EP0275881A2
Cited
US4945515A
Cited
US4962480A
Cited
US4916688A
Cited
US4956817A
Cited
US5036490A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-21 | 1997-08-23 | 1998-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-21 | 2001-08-23 | 2002-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-21 | 2005-08-23 | 2006-02-22 | $7700.00 | Window Closed / Lapsed |