Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
273 words
A device for inserting information bits into a specific frame structure at specific locations at least one of which may contain at least one justification opportunity bit, said device comprising: means for dividing the incoming digital bit stream with bit rate D1 into N bit streams with a reduced bit rate D1/N, a buffer memory into which are written at the bit rate D1/N and read at the bit rate D2/N successive words of n bits from said dividing mean, where D2/N denotes a reduced insertion bit rate at which said words are inserted in the outgoing frames, associated with justification control means adapted to compare the read and write bit rates of said buffer memory and generate a justification command, an elastic memory having a capacity determined to contain at each time defined by the reduced insertion bit rate D2/N a variable number of bits of words read in said buffer memory and not yet inserted or not yet reinserted into the outgoing frames, said variable number varying according to previously generated justification commands, means for selecting at each time defined by the reduced insertion bit rate D2/N, and according to previously generated justification commands, n bits contained in said elastic memory which are to be inserted or are to be reinserted at this time, means for providing a signal representing a present value of said variable number, and means responsive to said signal for temporarily blocking the clock for reading said buffer memory if the justification command generated at a given time is such that the number of bits to be stored in said elastic memory exceeds a predetermined limit value.
Claim 2
Independent Claim
273 words
A device for inserting information bits into a specific frame structure at specific locations at least one of which may contain at least one justification opportunity bit, said device comprising: means for dividing the incoming digital bit stream with bit rate D1 into N bit streams with a reduced bit rate D1/N, a buffer memory into which are written at the bit rate D1/N and read at the bit rate D2/N successive words of n bits from said dividing mean, where D2/N denotes a reduced insertion bit rate at which said words are inserted in the outgoing frames, associated with justification control means adapted to compare the read and write bit rates of said buffer memory and generate a justification command, an elastic memory having a capacity determined to contain at each time defined by the reduced insertion bit rate D2/N a variable number of bits of words read in said buffer memory and not yet inserted or not yet reinserted into the outgoing frames, said variable number varying according to previously generated justification commands, means for selecting at each time defined by the reduced insertion bit rate D2/N, and according to previously generated justification commands, n bits contained in said elastic memory which are to be inserted or are to be reinserted at this time, means for providing a signal representing a present value of said variable number, and means responsive to said signal for temporarily blocking the clock for reading said buffer memory if the justification command generated at a given time is such that the number of bits to be stored in said elastic memory exceeds a predetermined limit value.
Claim 3
Dependent Claim
21 words
Device according to claim 1, wherein said predetermined limit value for filling of said elastic memory is equal to 2n-1 bits.
Claim 4
Dependent Claim
63 words
Device according to claim 1, wherein said specific location likely to comprise at least one justification opportunity bit comprises also at least one stuff bit, and the number of bits stored in said elastic memory and the control of said selector means, at each time defined by the reduced insertion bit rate D2/N are conditioned also by the number of frames constructed previously.
Claim 5
Dependent Claim
33 words
Device according to claim 1, wherein said elastic memory comprises first and second registers each of n bits forming a shift register for n-bit words, the first receiving words from the buffer memory.
Claim 6
Dependent Claim
44 words
Device according to claim 4, wherein said selector means comprise a set of n selector units adapted to select m first bits from said first register and n-m last bits from said second register for all values of m between one and n inclusive.
Claim 7
Dependent Claim
79 words
Device according to claim 5, wherein said predetermined limit value for filling of said elastic memory is equal to 2n-1 bits and wherein the selector units are controlled by a counter with a capacity of n incremented at the reduced insertion bit rate for insertion of n-bit words likely to comprise a justification opportunity bit and comprising a stuff bit and the increment of which is adapted to assume one of two possible values according to the justification command.
Claim 8
Dependent Claim
7 words
Device according to claim 1, wherein N=n.