Patent US1670554A successfully refreshed from Google Patents.
Patent AT273796B successfully refreshed from Google Patents.
Patent EP0334301A1 successfully refreshed from Google Patents.
Patent US5287323A successfully refreshed from Google Patents.
US5287323A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Toshiba Corp
•
Filing: 1991-06-26
•
Granted: 1994-02-15
•
Expires: 2011-06-26
Abstract
Abstract The invention relates to a multi-port memory, wherein data is written into, and read from, a memory cell in multi-port scheme. The memory is designed to solve the problem that the data-writing speed decreases when data-writing and data-reading with respect to the same memory cell conflict with each other. To solve the problem, when data-writing and data-reading with respect to the same memory cell (102) conflict with each other, a bit-line load control circuit (130) is connected, in accordance with address signals and write-enable signals, to bit lines (BLa, /BLa, BLb, /BLb) for selecting the memory cell (102) and turns off bit-line load circuits (117, 127) for supplying a predetermined potential to the bit lines (BLa, /BLa, BLb, /BLb), thereby preventing the data-reading speed from decreasing.
Inventors
- 👤 Makoto Takahashi
- 👤 Toshinari Takayanagi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 03:18
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/16; G11C7/00; G11C7/12
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
170 words
A semiconductor memory device comprising: memory means for storing data statically; a first transfer means for transferring the data stored in said memory means to a first bit line, in accordance with the potential of a first word line; a second transfer means for transferring the data stored in said memory means to a second bit line, in accordance with the potential of a second word line; potential-holding means connected between said first and second bit lines, on the one hand, and a power-supply potential, for holding the potentials of said bit lines at the power-supply potential; and potential-holding control means for controlling said potential-holding means in accordance with a plurality of address signals and a plurality of control signals, said potential-holding control means further including: a circuit which generates a signal for turning off said potential-holding means, when said first and second bit lines are selected by an address signal and data-writing is allowed on one of said first and second bit lines, in accordance with a write-enable signal.
Claim 2
Dependent Claim
170 words
A semiconductor memory device comprising: memory means for storing data statically; a first transfer means for transferring the data stored in said memory means to a first bit line, in accordance with the potential of a first word line; a second transfer means for transferring the data stored in said memory means to a second bit line, in accordance with the potential of a second word line; potential-holding means connected between said first and second bit lines, on the one hand, and a power-supply potential, for holding the potentials of said bit lines at the power-supply potential; and potential-holding control means for controlling said potential-holding means in accordance with a plurality of address signals and a plurality of control signals, said potential-holding control means further including: a circuit which generates a signal for turning off said potential-holding means, when said first and second bit lines are selected by an address signal and data-writing is allowed on one of said first and second bit lines, in accordance with a write-enable signal.
Claim 3
Dependent Claim
53 words
The semiconductor memory device according to claim 1, wherein said first transfer means comprises an insulated-gate transistor which has a current path connected, at one end, to a memory node of said memory means and, at the other end, to said first bit line, and a gate connected to said first word line.
Claim 4
Dependent Claim
53 words
The semiconductor memory device according to claim 1, wherein said second transfer means comprises an insulated-gate transistor which has a current path connected, at one end, to a memory node of said memory means and, at the other end, to said second bit line, and a gate connected to said second word line.
Claim 5
Dependent Claim
48 words
The semiconductor memory device according to claim 1, wherein said potential-holding means comprises an insulated-gate transistor which has a current path connected, at one end, to said second bit line and, at the other end, to the power-supply potential, and a gate connected to said potential-holding control means.
Claim 6
Dependent Claim
352 words
A semiconductor memory device comprising: a memory cell having first and second memory nodes and designed to store data items opposite to each other; a first pair of insulated-gate transistors, each of which has a current path and a gate, said current path connected, at one end, to said first and second memory nodes, respectively, and, at the other end, to a first pair of bit lines, respectively, and said each gate being connected to a first word line, said first pair of insulated-gate transistors transferring the opposite data items stored in said memory cell to the bit lines of said first pair, respectively, in accordance with the potential of the first word line; a second pair of insulated-gate transistors each of which has a current path and a gate, said current path connected, at one end, to said first and second memory nodes, respectively, and, at the other end, to a second pair of bit lines, respectively, and said each gate being connected to a second word line, said second pair of insulated-gate transistors transferring the opposite data items stored in said memory cell to the bit lines of said second pair, respectively, in accordance with the potential of the second word line; third and fourth insulated-gate transistors, each having a current path and a gate, the current paths of the third and fourth insulated-gate transistors being connected, at one end, to the bit lines of said first pair, respectively, and, at the other end, to a power-supply potential; fifth and sixth insulated-gate transistors, each having a current path and a gate, the current paths of said fifth and sixth insulated gate transistors being connected, at one end, to the bit lines of said second pair, respectively, and, at the other end, to the power-supply potential; and control means, connected to the gates of the third, fourth, fifth and sixth insulated-gate transistors, for turning off said third, fourth, fifth and sixth insulated-gate transistors in accordance with a plurality of address signals and a plurality of write-enable signals, when data-writing and data-reading with respect to said memory cell conflict with each other.
Claim 7
Dependent Claim
352 words
A semiconductor memory device comprising: a memory cell having first and second memory nodes and designed to store data items opposite to each other; a first pair of insulated-gate transistors, each of which has a current path and a gate, said current path connected, at one end, to said first and second memory nodes, respectively, and, at the other end, to a first pair of bit lines, respectively, and said each gate being connected to a first word line, said first pair of insulated-gate transistors transferring the opposite data items stored in said memory cell to the bit lines of said first pair, respectively, in accordance with the potential of the first word line; a second pair of insulated-gate transistors each of which has a current path and a gate, said current path connected, at one end, to said first and second memory nodes, respectively, and, at the other end, to a second pair of bit lines, respectively, and said each gate being connected to a second word line, said second pair of insulated-gate transistors transferring the opposite data items stored in said memory cell to the bit lines of said second pair, respectively, in accordance with the potential of the second word line; third and fourth insulated-gate transistors, each having a current path and a gate, the current paths of the third and fourth insulated-gate transistors being connected, at one end, to the bit lines of said first pair, respectively, and, at the other end, to a power-supply potential; fifth and sixth insulated-gate transistors, each having a current path and a gate, the current paths of said fifth and sixth insulated gate transistors being connected, at one end, to the bit lines of said second pair, respectively, and, at the other end, to the power-supply potential; and control means, connected to the gates of the third, fourth, fifth and sixth insulated-gate transistors, for turning off said third, fourth, fifth and sixth insulated-gate transistors in accordance with a plurality of address signals and a plurality of write-enable signals, when data-writing and data-reading with respect to said memory cell conflict with each other.
References Cited (Backward Citations)
JPS60103583A
Cited
JPS6154096A
Cited
US4764899A
Cited
JPH01122093A
Cited
JPH01178193A
Cited
JPH01285088A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-14 | 1997-08-16 | 1998-02-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-14 | 2001-08-16 | 2002-02-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-14 | 2005-08-16 | 2006-02-15 | $7700.00 | Window Closed / Lapsed |