Patent US5270666A successfully refreshed from Google Patents.
US5270666A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and circuitry for demodulation of angle modulated signals by measuring cycle time
Assignee: Nokia Oyj
•
Filing: 1992-07-16
•
Granted: 1993-12-14
•
Expires: 2012-07-16
Abstract
Abstract An FM or PM signal is demodulated so that the cycle time of the modulated input signal is measured using a time-to-digital converter comprising a counter that uses a moderate clock frequency as a reference clock, a digital delay line interpolator and a control circuitry. The counter is used for rough digitization and the delay line for interpolating the moment of zero-crossing inside a clock cycle. Total delay of the delay line, i.e., the range of time intervals the interpolator is able to measure, is actively kept equal to the cycle time of the reference clock. When the number of delay elements in the delay line is a power of two, the result of the delay line interpolator may be used directly as the least significant bits of the measurement.
Inventors
- 👤 Juha Rapeli
- 👤 Timo Rahkonen
- 👤 Juha Kostamovaara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 17:23
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/14; G; G01; G01R; G01R23/00; G01R23/02; G01R23/10; H03D; H03D3/00; H03D3/02; H03D3/04; H03M1/50; H03M1/502; H03M1/60
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
182 words
Demodulator circuitry for demodulation of an angle modulated signal, comprising: a time-to-digital converter for measuring the time instants of the zero-crossings of the signal, comprising a counter for counting the number of full cycles of a clock frequency occurring between zero-crossings of the signal, and at least one delay line interpolator for measuring the time between a zero-crossing of the signal and a clock edge, the interpolating range of the interpolator being equal to the cycle time of said clock frequency, comprising a tapped delay line comprising an integer number of unit delay elements, memory elements for storing the states of the delay elements, and coding circuitry to convert the states of the delay elements to a digital number proportional to the time between a zero-crossing of the signal and a clock edge, and a control circuitry for controlling the functions of said counter and said delay line interpolators and for storing the outputs of the counter and the delay line interpolators as the output of the time-to-digital converter, and means for calculating instantaneous modulation from successive outputs from the time-to-digital converter.
Claim 2
Dependent Claim
182 words
Demodulator circuitry for demodulation of an angle modulated signal, comprising: a time-to-digital converter for measuring the time instants of the zero-crossings of the signal, comprising a counter for counting the number of full cycles of a clock frequency occurring between zero-crossings of the signal, and at least one delay line interpolator for measuring the time between a zero-crossing of the signal and a clock edge, the interpolating range of the interpolator being equal to the cycle time of said clock frequency, comprising a tapped delay line comprising an integer number of unit delay elements, memory elements for storing the states of the delay elements, and coding circuitry to convert the states of the delay elements to a digital number proportional to the time between a zero-crossing of the signal and a clock edge, and a control circuitry for controlling the functions of said counter and said delay line interpolators and for storing the outputs of the counter and the delay line interpolators as the output of the time-to-digital converter, and means for calculating instantaneous modulation from successive outputs from the time-to-digital converter.
Claim 3
Dependent Claim
39 words
Demodulator circuitry as in claim 1 wherein the said unit delay elements in said tapped delay line in said delay-line interpolator comprise noninverting logic gates and the propagation delays of the said logic gates are used as unit delays.
Claim 4
Dependent Claim
27 words
Demodulator circuitry as in claim 1 wherein said memory elements in said delay line also contribute the unit delays of the delay elements in said delay line.
Claim 5
Dependent Claim
73 words
Demodulator circuitry as in claim 1 wherein said tapped delay line in said delay-line interpolator is a pulse-shrinking delay line, comprising logic that forms a timing pulse, the width of which is equal to the time between said zero-crossing of the signal and said edge of the said clock frequency, an integer number of delay elements having a longer delay for the leading edge than for the trailing edge of said timing pulse.
Claim 6
Dependent Claim
23 words
Demodulator circuitry as in claim 4 wherein the total interpolating range of said delay line interpolator is controllable with a delay control signal.
Claim 7
Dependent Claim
72 words
Demodulator circuitry as in claim 2 wherein the interpolating range of said delay line interpolator is stabilized by a delay-locked loop which compares the total delay of said delay line to the cycle time of said clock frequency by using a phase detector that adjusts a delay control signal applied to said delay line so that the total delay of said delay line becomes equal to the period of said clock frequency.
Claim 8
Dependent Claim
69 words
Demodulator circuitry as in claim 5 wherein the interpolating range of said pulse-shrinking delay line is stabilized by a circuitry that adjusts said delay control signal so that the width of said timing pulse, the width of which is equal to the cycle time of said clock frequency in the input of the pulse-shrinking delay line, reduces to zero in the last delay element of said pulse-shrinking delay line.
Claim 9
Dependent Claim
59 words
Demodulator circuitry as in claim 1 wherein it comprises a second similar delay line connected to form a ring oscillator, the output of which is used as said clock frequency and a delay control signal applied to the second delay line is used as a delay control signal in the first delay line which is used as an interpolator.
Claim 10
Dependent Claim
50 words
Demodulator circuitry as in claim 1 wherein said delay line is connected to form a ring oscillator the output of which is used as said clock frequency and the phase information of which is is stored at the moment of a zerocrossing of said input signal and used for interpolation.
Claim 11
Dependent Claim
59 words
Demodulator circuitry as in claim 8 wherein the frequency of the ring oscillator is stabilized by comparing it to an external reference frequency with a phase comparator that controls said delay control signal of the delay line connected to form a ring oscillator in a manner that the ring oscillator frequency will become equal to the external reference frequency.
Claim 12
Dependent Claim
80 words
Demodulator circuitry as in claim 8 wherein the frequency of the ring oscillator is stabilized by dividing said frequency by an integer number using a frequency divider, and comparing the output of said frequency divider to an external reference frequency with a phase comparator that controls said delay control signal of the delay line connected to form a ring oscillator in a manner that the ring oscillator frequency will become equal to said integer multiple of the external reference frequency.
Claim 13
Dependent Claim
39 words
Demodulator circuitry as in claim 1 wherein said control circuitry of the time-to-digital converter includes a decimation counter and logic for measuring the time instant of every Mth, where M is an integer number, zero-crossing of the input signal.
Claim 14
Dependent Claim
66 words
Demodulator circuitry as in claim 1 wherein said means for calculating the instantaneous frequency modulation comprise circuitry that calculates the difference between the measured cycle time of said input signal frequency and a constant value that is close to the cycle time of the center frequency of said input signal, this difference of cycle times being nearly linearily proportional to the value of the frequency modulation.
Claim 15
Dependent Claim
59 words
Demodulator circuitry as in claim 1 wherein the means for calculating the instantaneous phase modulation include a digital integrator, the input of which is proportional to the difference between measured cycle time of said input signal and the cycle time of the center frequency of said input signal, and the output of which is proportional to instantaneous phase modulation.
Claim 16
Dependent Claim
63 words
Demodulator circuitry as in claim 1 wherein the means for calculating the instantaneous modulation include a low-pass filter, the input of which is proportional to said difference between measured cycle time and the center frequency of the input signal, and the output of which is used to monitor drifting between the time base of the demodulator and the center frequency of the signal.
Claim 17
Dependent Claim
43 words
Demodulator circuitry as in claim 1 wherein the frequency of said clock frequency may vary and the modulation of the modulated signal is calculated by subtracting a long term average of the outputs of the demodulator from instantaneous outputs of the demodulator circuitry.
Claim 18
Dependent Claim
72 words
Demodulator circuitry as in claim 3 wherein the interpolating range of said delay line interpolator is stabilized by a delay-locked loop which compares the total delay of said delay line to the cycle time of said clock frequency by using a phase detector that adjusts a delay control signal applied to said delay line so that the total delay of said delay line becomes equal to the period of said clock frequency.
Claim 19
Dependent Claim
69 words
Demodulator circuitry as in claim 5 wherein the interpolating range of said pulse-shrinking delay line is stabilized by a circuitry that adjusts said delay control signal so that the width of said timing pulse, the width of which is equal to the cycle time of said clock frequency in the input of the pulse-shrinking delay line, reduces to zero in the last delay element of said pulse-shrinking delay line.
Claim 20
Dependent Claim
59 words
Demodulator circuitry as in claim 9 wherein the frequency of the ring oscillator is stabilized by comparing it to an external reference frequency with a phase comparator that controls a delay control signal of the delay line connected to form a ring oscillator in a manner that the ring oscillator frequency will become equal to the external reference frequency.
Claim 21
Dependent Claim
80 words
Demodulator circuitry as in claim 9 wherein the frequency of the ring oscillator is stabilized by dividing said frequency by an integer number using a frequency divider, and comparing the output of said frequency divider to an external reference frequency with a phase comparator that controls a delay control signal of the delay line connected to form a ring oscillator in a manner that the ring oscillator frequency will become equal to said integer multiple of the external reference frequency.
References Cited (Backward Citations)
US3548328A
Cited
US3971998A
Cited
US4368434A
Cited
US4567442A
Cited
US4593266A
Cited
GB2204201A
Cited
JPS63267005A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-12-13 | 1997-06-14 | 1997-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-12-13 | 2001-06-14 | 2001-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-12-13 | 2005-06-14 | 2005-12-14 | $7700.00 | Window Closed / Lapsed |