Patent US4750056A successfully refreshed from Google Patents.
Patent US5270230A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5270230A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for making a conductivity modulation MOSFET

Assignee: Fuji Electric Co Ltd
•
Filing: 1992-09-29
•
Granted: 1993-12-14
•
Expires: 2012-09-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A conductivity modulation type MOSFET including a first region of a first conductivity type having a low impurity concentration, second regions of a second conductivity type selectively formed on the surface region of one side of the first region, third regions of the first conductivity type selectively formed on the surface region of the second regions, gate electrodes each formed above the surface region of the second region located between the first region and the third region, a plurality of gate insulating films interlayered between the gate electrodes and the surface region of the second regions, an emitter electrode in contact with both the second regions and the third regions, a fourth region of the second conductivity type having a high impurity concentration, formed adjoining to another side of the first region, fifth regions of the second conductivity type, selectively formed surrounding the fourth region, having a lower impurity concentration than that of the fourth region, and a collector electrode being in contact with both the fourth region and the fifth regions.

Inventors

  • 👤 Kenya Sakurai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 14:03
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; Y; Y10; Y10S; Y10S148/00; Y10S148/126

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 171 words
A method of producing a conductivity modulation type MOFSET comprising the steps of: growing a first epitaxial layer having a first conductivity on a silicon substrate having a second conductivity, the first epitaxial layer having a first impurity concentration and the silicon substrate having a second impurity concentration; forming a diffusion protecting film over the first epitaxial layer; forming windows selectively in the diffusion protecting film by an etching process; diffusing an impurity of the first conductivity into the first epitaxial layer through the windows to form a plurality of regions containing a third impurity concentration, the third impurity concentration of the plurality of regions being higher than the first impurity concentration of the first epitaxial layer and the second impurity concentration of the silicon substrate; growing a second epitaxial layer of the first conductivity on the first epitaxial layer, the second epitaxial layer having a fourth impurity concentration, the fourth impurity concentration being lower than the first impurity concentration of the first epitaxial layer; and applying an IGBT manufacturing process.
Claim 2
Independent Claim 171 words
A method of producing a conductivity modulation type MOFSET comprising the steps of: growing a first epitaxial layer having a first conductivity on a silicon substrate having a second conductivity, the first epitaxial layer having a first impurity concentration and the silicon substrate having a second impurity concentration; forming a diffusion protecting film over the first epitaxial layer; forming windows selectively in the diffusion protecting film by an etching process; diffusing an impurity of the first conductivity into the first epitaxial layer through the windows to form a plurality of regions containing a third impurity concentration, the third impurity concentration of the plurality of regions being higher than the first impurity concentration of the first epitaxial layer and the second impurity concentration of the silicon substrate; growing a second epitaxial layer of the first conductivity on the first epitaxial layer, the second epitaxial layer having a fourth impurity concentration, the fourth impurity concentration being lower than the first impurity concentration of the first epitaxial layer; and applying an IGBT manufacturing process.

References Cited (Backward Citations)

US5171696A Cited
JPH0348462A Cited
US5141889A Cited
US5183769A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-12-13 1997-06-14 1997-12-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-12-13 2001-06-14 2001-12-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-12-13 2005-06-14 2005-12-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag