Patent US465075A successfully refreshed from Google Patents.
Patent US5267273A successfully refreshed from Google Patents.
US5267273A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock signal generator using fractional frequency division and control thereof
Assignee: Alcatel CIT SA
•
Filing: 1991-08-26
•
Granted: 1993-11-30
•
Expires: 2011-08-26
Abstract
Abstract A clock signal generator using fractional frequency division is provided comprising a division circuit that produces a clock signal starting from a timing rhythm signal. The frequencies of the two signals are in a division ratio which is the sum of a whole part and a fractional part. A pulse subtractor is provided for receiving the rhythm signal and transmitting it to the division circuit while deleting at least one pulse from this signal upon a command. An accumulator commands a pulse subtractor on each occasion when the product of the number of pulses of the clock signal counted, starting from a time of origin and of the fractional part, changes by unity.
Inventors
- 👤 Luc Dartois
- 👤 Peter Reusens
- 👤 Etienne Vanzieleghen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:02
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/662
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
135 words
The clock signal generator using fractional frequency division comprising a division circuit that produces a clock signal starting from a timing rhythm signal, wherein frequencies of said clock and timing rhythm signals are in a division ratio which is a sum of a whole part and a fractional part, said generator including a pulse subtractor for receiving said rhythm signal and for transmitting it to said division circuit while deleting at least one pulse from said rhythm signal upon a command, accumulator means, connected to said division circuit, for commanding said pulse subtractor on each occasion when a product of a number of pulses of said clock signal and of said fractional part changes by unity, and means for determining said product and for counting said number of pulses starting at a time of origin.
Claim 2
Dependent Claim
135 words
The clock signal generator using fractional frequency division comprising a division circuit that produces a clock signal starting from a timing rhythm signal, wherein frequencies of said clock and timing rhythm signals are in a division ratio which is a sum of a whole part and a fractional part, said generator including a pulse subtractor for receiving said rhythm signal and for transmitting it to said division circuit while deleting at least one pulse from said rhythm signal upon a command, accumulator means, connected to said division circuit, for commanding said pulse subtractor on each occasion when a product of a number of pulses of said clock signal and of said fractional part changes by unity, and means for determining said product and for counting said number of pulses starting at a time of origin.
Claim 3
Dependent Claim
143 words
The clock signal generator using fractional frequency division according to claim 1, wherein with said division ratio forms a sum of a first product of a first division factor and of said fractional part and of a second product of a second division factor and an ones-complement of said fractional part, said accumulator means include an accumulation register producing a first operand which adopts a value of an addition signal in response to said clock signal, and an addition circuit producing said addition signal as a sum modulo a denominator of said fractional part of said first operand and of a second operand comprising at least a numerator of said fractional part and producing a carry-out signal, said pulse subtractor being adapted to absorb a number of pulses equal to a difference between said two division factors in response to this carry-over signal.
Claim 4
Dependent Claim
60 words
The clock signal generator using fractional frequency division according to claim 2, wherein with said clock signal generator adapted to be controlled by a synchronization signal, it includes a closed loop feedback control module receiving said synchronization signal and said clock signal and producing a correction signal, said second operand being a sum of said numerator and said correction signal.
Claim 5
Dependent Claim
144 words
The clock signal generator using fractional frequency division according to claim 3, wherein the frequency of said clock signal is a multiple of the frequency of said synchronization signal and wherein said control module includes: means, connected to said division circuit, for producing a counting value corresponding to the number of pulses of said clock signal that have appeared during a fixed duration measurement period, means for receiving said clock signal and for producing a correction value, which is proportional to a difference between second and first counting values and inversely proportional to a duration separating mid-points of second and first corresponding measuring periods, said correction signal which usually is zero, being assigned the correction value during a correction period that is expressed as a number of periods of said clock signal, said control module calculating said difference and said duration separating said mid-points.
Claim 6
Dependent Claim
163 words
The clock signal generator using fractional frequency division according to claim 4, wherein a measurement period is a multiple of the period of said synchronization signal, said first and second corresponding measuring periods being consecutive, said control module including: a counter for receiving said clock signal and for producing a phase signal, a capacity of said counter being a sub-multiple of a frequency ratio of said clock signal and said synchronization signal, a summing circuit for producing said first and second counting values as sums of values adopted by said phase signal at a rhythm of said synchronization signal, a time-delay register for delaying and producing said first counting value at a same time as said summing circuit outputs said second counting value after a delay equaling said measurement period, a subtraction circuit producing a phase deviation signal as the difference of said second and first counting values, and a correction module producing said correction value in proportion to said phase deviation signal.
Claim 7
Dependent Claim
27 words
The clock signal generator using fractional frequency division according to claim 5, wherein an individual output from said counter is employed for producing an auxiliary clock signal.
Claim 8
Dependent Claim
46 words
The clock signal generator using fractional frequency division according to claim 5, further including a compensation circuit for immediately producing said correction value as a sum of values of an output signal of said correction module during a previous measuring period and a current measuring period.
Claim 9
Dependent Claim
29 words
The clock signal generator using fractional frequency division according to claim 7, wherein said compensation circuit includes a saturation adder limiting said correction value to a predetermined maximum value.
Claim 10
Dependent Claim
63 words
The clock signal generator using fractional frequency division according to claim 5, further including a limiting circuit that affects said correction signal for said correction value during a first appearance of a predetermined state on an individual output of said counter subsequent to a start for a period of said synchronization signal, said correction signal being zero during a remainder of said period.
Claim 11
Dependent Claim
77 words
The clock signal generator using fractional frequency division according to claim 5, wherein said control module further includes a synchronization register for receiving said phase signal from said counter and for producing a measurement signal based on said phase signal in response to a triggering single originating from a triggering circuit, an output of which adopts the value of said synchronization signal upon command from said clock signal, said measurement signal being addressed to said summing circuit.
Claim 12
Dependent Claim
70 words
The clock signal generator using fractional frequency division according to claim 10, wherein said control module further includes a command circuit for receiving the synchronization signal and for producing based thereon a command signal, a period of which is equal to said measurement period, said command signal resetting said summing circuit, transferring an input to an output of said time-delay register and modifying an output signal from said compensating circuit.
Claim 13
Dependent Claim
24 words
The clock signal generator using fractional frequency division according to claim 5, wherein it receives an initialization signal adapted to initialize said compensation circuit.
Claim 14
Dependent Claim
32 words
The clock signal generator using fractional frequency division according to claim 12, wherein it includes an initialization circuit which imposes a starting value on said counter in response to said initialization signal.
Claim 15
Dependent Claim
22 words
The clock signal generator using fractional division according to claim 1, wherein the whole number part of said division ratio is zero.
Claim 16
Dependent Claim
33 words
The clock signal generator using fractional frequency division according to claim 2, wherein the difference in the two division factors is equal to unity, said pulse subtractor deleting one single pulse upon command.
References Cited (Backward Citations)
US4228403A
Cited
EP0019412A1
Cited
US4555793A
Cited
US4658406A
Cited
JPS6379420A
Cited
US4712224A
Cited
US4914680A
Cited
US4996699A
Cited
US4991187A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-29 | 1997-05-31 | 1997-11-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-29 | 2001-05-31 | 2001-11-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-29 | 2005-05-31 | 2005-11-30 | $7700.00 | Window Closed / Lapsed |