US5266504A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low temperature emitter process for high performance bipolar devices
Assignee: International Business Machines Corp
•
Filing: 1992-03-26
•
Granted: 1993-11-30
•
Expires: 2012-03-26
Abstract
Abstract A method of manufacturing a bipolar transistor by use of low temperature emitter process is disclosed. After completion of the usual base and collector formation in a vertical bipolar transistor, an emitter opening is etched in the insulator layer over the base layer at selected locations. A thin layer (less than 500 Å) of in-situ doped amorphous silicon is deposited over the substrate and heated to densify for 30 to 60 minutes at about 650° C. Subsequently an in-situ doped polysilicon layer of 100 to 200 nm is deposited over the amorphous Si film preferably at about 600° C. Subsequently the layers are heated below 600° C. for several hours to convert partially the amorphous Si into a monocrystalline emitter layer over the base regions.
Inventors
- 👤 Jeffrey L. Blouse
- 👤 Jack O. Chu
- 👤 Brian Cunningham
- 👤 Jeffrey P. Gambino
- 👤 Louis L. Hsu
- 👤 David E. Kotecki
- 👤 Seshadri Subbanna
- 👤 Zu-Jean Tien
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 02:20
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D10/054; H10D10/021; H10P; H10P14/00; H10P14/20; H10P14/24; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; Y; Y10; Y10S; Y10S148/00; Y10S148/124
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
126 words
A method of fabricating a bipolar transistor comprising the steps of: providing a semiconductor substrate including a collector region of a first conductivity type and a base region of a second conductivity type formed over said collector region; forming a layer of amorphous silicon in-situ doped to said first conductivity type over said base region; heating said amorphous silicon at a temperature of less than about 650 degrees centigrade so as to densify said layer; forming a layer of polycrystalline Si, doped to said first conductivity type over said amorphous Si layer; and, further heating said amorphous Si and polycrystalline Si layers to a temperature below 600 degrees centigrade to at least partially recrystallize the amorphous Si layer into monocrystalline emitter region on said base region.
Claim 2
Independent Claim
126 words
A method of fabricating a bipolar transistor comprising the steps of: providing a semiconductor substrate including a collector region of a first conductivity type and a base region of a second conductivity type formed over said collector region; forming a layer of amorphous silicon in-situ doped to said first conductivity type over said base region; heating said amorphous silicon at a temperature of less than about 650 degrees centigrade so as to densify said layer; forming a layer of polycrystalline Si, doped to said first conductivity type over said amorphous Si layer; and, further heating said amorphous Si and polycrystalline Si layers to a temperature below 600 degrees centigrade to at least partially recrystallize the amorphous Si layer into monocrystalline emitter region on said base region.
Claim 3
Dependent Claim
26 words
A method in accordance with claim 1 wherein said step of forming said layer of amorphous semiconductor material includes depositing said layer by chemical vapor deposition.
Claim 4
Dependent Claim
60 words
A method in accordance with claim 2 wherein said chemical vapor deposition comprises heating said Si wafers to a temperature of 450-600 degrees centigrade; flowing reactant gases consisting of a Si source gas, and a dopant source gas with total flow rates in the range of 0.025 to 1 sccm; and to a total pressure of 0.02 to 760 torr.
Claim 5
Dependent Claim
43 words
A method in accordance with claim 3, wherein said Si source gas is selected from a group consisting of silane, disilane, chlorosilane and dichlorosilane and said dopant source gas is selected from a group consisting of arsine, phosphine, tertiarybutyl arsine and tertiarybutyl phosphine.
Claim 6
Dependent Claim
42 words
A method in accordance with claim 1 wherein said heating step includes heating said amorphous semiconductor material at a temperature in the range of 550-650 degrees centigrade for a period of time of about 10 to 60 minutes and in a vacuum.
Claim 7
Dependent Claim
41 words
A method in accordance with claim 1 and further including the step of cleaning the surface of said base region before forming said layer of amorphous semiconductor material whereby to remove any native oxide on the surface of said base region.
Claim 8
Dependent Claim
23 words
A method in accordance with claim 1, wherein said amorphous Si layer thickness is greater than 20 nm, but less than 50 nm.
Claim 9
Dependent Claim
20 words
A method in accordance with claim 1, wherein said polysilicon thickness is in the range of 100 to 200 nm.
Claim 10
Dependent Claim
28 words
A method in accordance with claim 1, wherein said amorphous Si deposition, said heating for densificiation and said polysilicon deposition is done sequentially in the same CVD reactor.
Claim 11
Dependent Claim
43 words
A method in accordance with claim 1, wherein said furnace annealing for solid phase epitaxy is done in the temperature range of 600 to 700 degrees centigrade for 4 to 6 hours, the preferred conditions being at 650 degrees centigrade for 5 hours.
Claim 12
Dependent Claim
21 words
A method in accordance with claim 1, wherein said heating by RTA is at about 950 degrees centigrade for 20 seconds.
Claim 13
Dependent Claim
20 words
A method in accordance with claim 1, wherein said polysilicon layer is in-situ doped with impurities of first conductivity type.
Claim 14
Dependent Claim
36 words
A method in accordance with claim 1, wherein the dopant of said first conductivity type is selected from the group consisting essentially of As, P, Sb and the dopants of said second conductivity type is Boron.
Claim 15
Dependent Claim
36 words
A method in accordance with claim 1, wherein the dopant of the first conductivity type is Boron and, the dopant of the second conductivity type is selected from a group consisting of As, P and Sb.
References Cited (Backward Citations)
US3900345A
Cited
US4565584A
Cited
US4523370A
Cited
US5108936A
Cited
US4651410A
Cited
US4597160A
Cited
JPS6248014A
Cited
US4812890A
Cited
US4789644A
Cited
US4814292A
Cited
US4853342A
Cited
JPS6476763A
Cited
US4977098A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-29 | 1997-05-31 | 1997-11-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-29 | 2001-05-31 | 2001-11-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-29 | 2005-05-31 | 2005-11-30 | $7700.00 | Window Closed / Lapsed |