Patent US5265049A successfully refreshed from Google Patents.
US5265049A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Serial access memory capable of reading data serially at a speed double the writing speed
Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1992-04-16
•
Granted: 1993-11-23
•
Expires: 2012-04-16
Abstract
Abstract A serial access memory capable of reading out data serially at a speed double the writing speed. The memory is implemented as a semiconductor chip having an edge detecting circuit and a clock doubling circuit for data read-out mounted thereon. The edge detecting circuit detects the positive-going and negative-going edges of a clock fed to the chip from the outside. In response to the output of the edge detecting circuit, the clock doubling circuit generates a read clock having a frequency double the frequency of the external clock. The double-speed clock generated within the chip reduces the cost of the memory.
Inventors
- 👤 Atsushi Takasugi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:49
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1072
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
204 words
A serial access memory capable of reading out data serially at a speed higher than a writing speed, comprising: a memory circuit having an input and an output for sequentially storing data written thereinto and reading the data thereoutof; a data inputting circuit connected to the input of said memory circuit for writing data serially inputted from the outside of said serial access memory into predetermined address locations of said memory circuit; a write control circuit responsive to an external clock for controlling a writing operation to be performed by said data inputting circuit on the basis of said external clock; a data outputting circuit connected to the output of said memory circuit for reading data out of said memory circuit and outputting said data in series; an edge detecting circuit for detecting rising and falling edges of the external clock applied to said write control circuit; a clock generating circuit for generating a first read clock having a frequency higher than the frequency of the external clock in response to a result of edge detection by said edge detecting circuit; and a read control circuit for controlling said data outputting circuit in response to the first read clock from said clock generating circuit.
Claim 2
Dependent Claim
204 words
A serial access memory capable of reading out data serially at a speed higher than a writing speed, comprising: a memory circuit having an input and an output for sequentially storing data written thereinto and reading the data thereoutof; a data inputting circuit connected to the input of said memory circuit for writing data serially inputted from the outside of said serial access memory into predetermined address locations of said memory circuit; a write control circuit responsive to an external clock for controlling a writing operation to be performed by said data inputting circuit on the basis of said external clock; a data outputting circuit connected to the output of said memory circuit for reading data out of said memory circuit and outputting said data in series; an edge detecting circuit for detecting rising and falling edges of the external clock applied to said write control circuit; a clock generating circuit for generating a first read clock having a frequency higher than the frequency of the external clock in response to a result of edge detection by said edge detecting circuit; and a read control circuit for controlling said data outputting circuit in response to the first read clock from said clock generating circuit.
Claim 3
Dependent Claim
27 words
A memory in accordance with claim 1, wherein said clock generating circuit generates the first read clock having a frequency double the frequency of the external clock.
Claim 4
Dependent Claim
37 words
A memory in accordance with claim 1, wherein said data inputting circuit writes serially inputted data into said memory circuit after converting a predetermined number of bits of the inputted data to parallel data at a time.
Claim 5
Dependent Claim
118 words
A memory in accordance with claim 3, wherein said data inputting circuit comprises: a data bus for transferring data from the outside serially; a data register for receiving the data from said data bus to store a predetermined number of bits of said data at a time; a plurality of first switches for selectively connecting said data bus to said data register; a control register for sequentially turning on said plurality of first switches in response to the external clock; and a plurality of second switches for selectively connecting said data register to the input of said memory circuit and being turned on or turned off at the same time under the control of said write control circuit.
Claim 6
Dependent Claim
18 words
A memory in accordance with claim 1, wherein said memory circuit comprises a dynamic random access memory circuit.
Claim 7
Dependent Claim
18 words
A memory in accordance with claim 1, wherein said memory circuit comprises a static random access memory circuit.
Claim 8
Dependent Claim
46 words
A memory in accordance with claim 1, wherein said memory circuit receives data from said data inputting circuit in parallel, writes the data in the memory locations on a designated column, and delivers the data on said designated column to said data outputting circuit in parallel.
Claim 9
Dependent Claim
31 words
A memory in accordance with claim 7, wherein said memory circuit comprises a decoder for designating a column address of said memory circuit in the event of writing and reading operations.
Claim 10
Dependent Claim
29 words
A memory in accordance with claim 1, wherein said data outputting circuit reads data out of said memory circuit in parallel and converts the read data to serial data.
Claim 11
Dependent Claim
118 words
A memory in accordance with claim 9, wherein said data outputting circuit comprises: a data register for temporarily storing data read from said memory circuit in parallel; a plurality of third switches for selectively connecting the output of said memory circuit to said data register in parallel and being turned on or off at the same time under the control of said read control circuit; a data bus for transferring data from said data register in series; a plurality of fourth switches for selectively connecting said data register to said data bus; and a control register for sequentially turning on or off said plurality of second switches in response to the read clock from said clock generating circuit.
Claim 12
Dependent Claim
100 words
A memory in accordance with claim 1, wherein said edge detecting circuit comprises: a plurality of inverters; a first NAND gate receiving the external clock and the delayed external clock which is the external clock inverted by said inverters to detect rising edges of the external clock and generating a rising edge detection signal; and a second NAND gate receiving the inverted external clock inverted by the inverter and the delayed inverted external clock which is the inverted external clock inverted by the other inverters to detect falling edges of the external clock and generating a falling edge detection signal.
Claim 13
Dependent Claim
35 words
A memory in accordance with claim 11, wherein said clock generating circuit generates the first read clock from the rising edge detection signal and the falling edge detection signal fed from said edge detecting circuit.
Claim 14
Dependent Claim
62 words
A memory in accordance with claim 1, further comprising a read clock changing circuit for changing the first read clock to either of a clock having the same frequency as the external clock and a clock having a frequency higher than the frequency of the external clock in response to a reading speed switching signal fed from the outside of said memory.
Claim 15
Dependent Claim
50 words
A memory in accordance with claim 13, wherein said read clock changing circuit comprises a NAND gate for receiving the reading speed switching signal and the external clock and allows said edge detecting circuit to detect falling edges only when the reading speed switching signal has a predetermined logical level.
Claim 16
Dependent Claim
40 words
A memory in accordance with claim 13, further comprising a read clock switching circuit responsive to said reading speed switching signal for selecting either of the read clock and a second read clock fed from the outside of said memory.
Claim 17
Dependent Claim
77 words
A memory in accordance with claim 15, wherein said read clock switching circuit comprises a first and a second tristate inverter each having an output control terminal for determining whether or not to produce an output, said first tristate inverter receiving the first read clock while the second tristate inverter receiving the second read clock, the output control terminals of said first and second inverters receiving the speed switching signal and the inverted speed switching signal, respectively.
Claim 18
Dependent Claim
120 words
A memory in accordance with claim 1, further comprising: a write edge detecting circuit for detecting the rising and falling edges of the external clock; a write clock generating circuit responsive to a result of detection by said write edge detecting circuit for generating a write clock having a frequency equal to or higher than the frequency of the external clock and feeding said write clock to said write control circuit; and a write clock switching circuit responsive to a writing speed switching signal fed from the outside of said memory for switching the write clock to either of the frequency equal to the frequency of the external clock and the frequency higher than the frequency of the external clock.
References Cited (Backward Citations)
US4815036A
Cited
US4710966A
Cited
US4755971A
Cited
US4823321A
Cited
JPH01165280A
Cited
US4945518A
Cited
JPH0268794A
Cited
US5018110A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-22 | 1997-05-24 | 1997-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-22 | 2001-05-24 | 2001-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-22 | 2005-05-24 | 2005-11-23 | $7700.00 | Window Closed / Lapsed |