US4815036A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic array having an on/off sense function
Assignee: Ricoh Co Ltd
•
Filing: 1986-05-05
•
Granted: 1989-03-21
•
Expires: 2006-05-05
Abstract
Abstract A programmable logic array includes a plurality of semiconductor memory elements, such as FAMOSs, arranged in the form of an array and a sense circuit for receiving data out from the memory elements during read out mode. The present programmable logic array is so structured that the sense circuit is rendered operative for a predetermined time period every time when an input signal to the array changes its state thereby allowing to minimize the power consumption.
Inventors
- 👤 Mikio Kyomasu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:39
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/0016; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708; H03K19/17712
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
159 words
A programmable logic array comprising: a storing means for storing a program having a desired logic function, said storing means including a plurality of reprogrammable, non-volatile semiconductor memory elements arranged in the form of a matrix defined by input lines and product term lines; an input circuit connected to said storing means for supplying a selection signal to said input lines in response to an input signal supplied thereto; edge sensing means connected to receive an output from said input circuit for detecting a timing of change of state of said input signal; sensing means connecting to receive an output from said storing means; and sense timing generating means connected between said edge sensing means and said sensing means for generating and supplying a sense activation signal to said sensing means to enable said sensing means for a predetermined time period upon detection of a timing of change of state of said input signal by said edge sensing means.
Claim 2
Dependent Claim
159 words
A programmable logic array comprising: a storing means for storing a program having a desired logic function, said storing means including a plurality of reprogrammable, non-volatile semiconductor memory elements arranged in the form of a matrix defined by input lines and product term lines; an input circuit connected to said storing means for supplying a selection signal to said input lines in response to an input signal supplied thereto; edge sensing means connected to receive an output from said input circuit for detecting a timing of change of state of said input signal; sensing means connecting to receive an output from said storing means; and sense timing generating means connected between said edge sensing means and said sensing means for generating and supplying a sense activation signal to said sensing means to enable said sensing means for a predetermined time period upon detection of a timing of change of state of said input signal by said edge sensing means.
Claim 3
Dependent Claim
21 words
The programmable logic array of claim 1 wherein said plurality of memory elements are arranged in the form of NAND gates.
Claim 4
Dependent Claim
28 words
The programmable logic array of claim 1 further comprising product term line selecting means for selecting one of said product term lines in response to a control signal.
Claim 5
Dependent Claim
81 words
The programmable logic array of claim 3 further comprising a write circuit connected to said sensing means and said product term line selecting means, said write circuit causing said sensing means to be inhibited and said product term line selecting means to be operative when said array is in a programming mode; whereas, said write circuit causes said sensing means to be non-inhibited and said product term line selecting means to be inoperative when said array is in a read mode.
References Cited (Backward Citations)
US4272832A
Cited
US4313106A
Cited
US4503520A
Cited
NL8300790A
Cited
US4592028A
Cited
US4508977A
Cited
US4558435A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-20 | 1992-09-19 | 1993-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-20 | 1996-09-19 | 1997-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-20 | 2000-09-19 | 2001-03-21 | $7700.00 | Window Closed / Lapsed |