Patent US5264390A successfully refreshed from Google Patents.
US5264390A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of automatic wiring in a semiconductor device
Assignee: Hitachi Ltd
•
Filing: 1991-09-26
•
Granted: 1993-11-23
•
Expires: 2011-09-26
Abstract
Abstract A method of automatic wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, is intended to overcome the prior art problem in which lower layers are mostly used for wiring and upper layers are not used efficiently. The method is designed to assign longer lines to upper layers distant from the terminal layer, and upper layers can have increased wiring densities with minimal numbers of lines, bends and through holes, thereby using upper layers efficiently.
Inventors
- 👤 Hachidai Nagase
- 👤 Tatsuki Ishii
- 👤 Katsuyoshi Suzuki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:47
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43; G; G06; G06F; G06F30/00; G06F30/30; G06F30/39; G06F30/394
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
42 words
A method of wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers in descending order to the terminal layer.
Claim 2
Independent Claim
42 words
A method of wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers in descending order to the terminal layer.
Claim 3
Independent Claim
55 words
A method of wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein lines are formed as upper layers in the descending order of line length or lines are formed as lower layers in the ascending order of line length.
Claim 4
Independent Claim
55 words
A method of wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein lines are formed as upper layers in the descending order of line length or lines are formed as lower layers in the ascending order of line length.
Claim 5
Dependent Claim
58 words
A wiring method for a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers in descending order to the terminal layer; and lead lines from said terminal layer to upper layers are wired along preset fixed wiring routes.
Claim 6
Dependent Claim
58 words
A wiring method for a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers in descending order to the terminal layer; and lead lines from said terminal layer to upper layers are wired along preset fixed wiring routes.
Claim 7
Dependent Claim
30 words
A wiring method for a semiconductor integrated circuit device according to claim 2, wherein lead lines from said terminal layer to upper layers are wired along preset fixed wiring routes.
Claim 8
Dependent Claim
63 words
A wiring method for a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers in descending order to the terminal layer, and lead lines to upper layers are formed such that the line utilization factor of each wiring layer does not exceed 100%.
Claim 9
Dependent Claim
63 words
A wiring method for a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers in descending order to the terminal layer, and lead lines to upper layers are formed such that the line utilization factor of each wiring layer does not exceed 100%.
Claim 10
Dependent Claim
35 words
A wiring method for a semiconductor integrated circuit device according to claim 2, wherein lead lines to upper layers are formed such that the line utilization factor of each wiring layer does not exceed 100%.
Claim 11
Dependent Claim
35 words
A wiring method for a semiconductor integrated circuit device according to claim 3, wherein lead lines to upper layers are formed such that the line utilization factor of each wiring layer does not exceed 100%.
Claim 12
Dependent Claim
35 words
A wiring method for a semiconductor integrated circuit device according to claim 4, wherein lead lines to upper layers are formed such that the line utilization factor of each wiring layer does not exceed 100%.
Claim 13
Dependent Claim
86 words
A wiring method for a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers, and a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 14
Dependent Claim
86 words
A wiring method for a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein long lines are formed as upper layers, and a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 15
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 2, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 16
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 3, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 17
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 4, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 18
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 5, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 19
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 6, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 20
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 7, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 21
Dependent Claim
65 words
A wiring method for a semiconductor integrated circuit device according to claim 8, wherein a wiring layer for a line in the x direction to be connected to a line in the y direction is determined depending on the position of the y-direction line, with said position of y-direction line being determined such that the utilization factor of the x-direction line does not exceed 100%.
Claim 22
Independent Claim
107 words
A method of wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein brief wiring routes are determined initially, lines in the x direction are rearranged in the descending order of line length, the x-direction lines are formed as upper layers in the ascending order of line length, and, after all x-direction lines have been formed such that the utilization factor of each wiring layer does not exceed 100%, route positions for lines in the y direction are determined such that the utilization factors of all wiring layers do not exceed 100%.
Claim 23
Independent Claim
107 words
A method of wiring in a semiconductor integrated circuit device having four or more wiring layers, with the lowest layer being a terminal layer, or first layer, wherein brief wiring routes are determined initially, lines in the x direction are rearranged in the descending order of line length, the x-direction lines are formed as upper layers in the ascending order of line length, and, after all x-direction lines have been formed such that the utilization factor of each wiring layer does not exceed 100%, route positions for lines in the y direction are determined such that the utilization factors of all wiring layers do not exceed 100%.
Claim 24
Independent Claim
150 words
A method of wiring in a semiconductor integrated circuit having four wiring layers, wherein a lowest layer of said four wiring layers is a terminal layer for terminals, said method comprising the steps of: a) sorting a plurality of lines to be formed as said four wiring layers in descending order of line length, wherein said plurality of lines are to be disposed horizontally in said semiconductor integrated circuit; b) forming each of said plurality of lines to said four wiring layers by starting with a longest line of said plurality of lines and beginning with an uppermost layer of said four wiring layers; and c) forming a particular line of said plurality of lines to a next lower layer of the four wiring layers if, when attempting to dispose said particular line in a present layer of the four wiring layers, no wiring area remains in that present layer.
Claim 25
Independent Claim
150 words
A method of wiring in a semiconductor integrated circuit having four wiring layers, wherein a lowest layer of said four wiring layers is a terminal layer for terminals, said method comprising the steps of: a) sorting a plurality of lines to be formed as said four wiring layers in descending order of line length, wherein said plurality of lines are to be disposed horizontally in said semiconductor integrated circuit; b) forming each of said plurality of lines to said four wiring layers by starting with a longest line of said plurality of lines and beginning with an uppermost layer of said four wiring layers; and c) forming a particular line of said plurality of lines to a next lower layer of the four wiring layers if, when attempting to dispose said particular line in a present layer of the four wiring layers, no wiring area remains in that present layer.
References Cited (Backward Citations)
US4412240A
Cited
US4673966A
Cited
US4974049A
Cited
US4746965A
Cited
US5060045A
Cited
US5140402A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-22 | 1997-05-24 | 1997-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-22 | 2001-05-24 | 2001-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-22 | 2005-05-24 | 2005-11-23 | $7700.00 | Window Closed / Lapsed |