US5060045A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device and method of manufacturing the same
Assignee: Hitachi Ltd
•
Filing: 1989-10-17
•
Granted: 1991-10-22
•
Expires: 2009-10-17
Abstract
Abstract Disclosed is a semiconductor integrated circuit device adopting a gate array scheme, having a plurality of layers of wiring formed by a Design Automation system. The device according to the present invention includes a semiconductor substrate having basic cell forming regions, the basic cell forming regions being spaced from each other with wiring channel regions between adjacent basic cell forming regions. The wiring includes at least first-layer wiring lines arranged overlying the wiring channel regions; second-layer wiring lines overlying both the basic cell forming regions and the wiring channel regions; and third-layer wiring lines overlying both the basic cell forming regions and the wiring channel regions. The first-, second- and third-layer wiring lines respectively extend in first, second and third directions, the second direction being different from the first direction. The wiring pitches of the second-layer wiring lines and the third-layer wiring lines are set substantially equal to or smaller than the wiring pitch of th first-layer wiring lines. As a further aspect of the present invention, the ratio of wiring pitch of third-layer wiring lines to first-layer wiring lines can be 0.5, 1.0, 1.5 or 2.0. In addition, insulator films on which are formed the wiring lines are respectively subjected to flattening processes in order to flatten their upper surfaces, prior to providing the wiring lines thereon.
Inventors
- 👤 Nobuo Owada
- 👤 Hiroyuki Akimori
- 👤 Takahisa Nitta
- 👤 Tohru Kobayashi
- 👤 Shunji Sasabe
- 👤 Mikinori Kawaji
- 👤 Osamu Kasahara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 04:46
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43
Claims Analysis
Total Claims: 55
Claim 1
Independent Claim
255 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells are arranged in the matrix array, and (2) wiring channel regions, said wiring channel regions respectively being located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film, and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, said wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulating film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second-layer inter-layer insulator film, and which extend in a third direction, a wiring pitch of said third-layer wiring lines being substantially equal to or smaller than that of said first-layer wiring lines.
Claim 2
Dependent Claim
255 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells are arranged in the matrix array, and (2) wiring channel regions, said wiring channel regions respectively being located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film, and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, said wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulating film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second-layer inter-layer insulator film, and which extend in a third direction, a wiring pitch of said third-layer wiring lines being substantially equal to or smaller than that of said first-layer wiring lines.
Claim 3
Dependent Claim
30 words
A semiconductor integrated circuit device according to claim 1, wherein said first-layer wiring lines, said second-layer wiring lines and said third-layer wiring lines are respectively used as signal wiring lines.
Claim 4
Dependent Claim
53 words
A semiconductor integrated circuit device according to claim 2, wherein each of said first-layer inter-layer insulator film and said second-layer inter-layer insulator film has recessed parts and flat parts, a depth of recesses at the recessed parts being at most 20% of a film thickness of the flat parts of said each film.
Claim 5
Dependent Claim
49 words
A semiconductor integrated circuit device according to claim 2, wherein each of the first-layer inter-layer insulator film and said second-layer inter-layer insulator film has recessed parts and flat parts, and wherein the recessed parts form an angle of at most 30° with the flat parts of said each film.
Claim 6
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 1, wherein said plurality of layers of wiring are at least three wiring layers.
Claim 7
Dependent Claim
41 words
A semiconductor integrated circuit device according to claim 1, wherein a ratio of said wiring pitch of said third-layer wiring lines to that of said first-layer wiring lines is set at one selected from the group consisting of 0.5 and 1.0.
Claim 8
Dependent Claim
30 words
A semiconductor integrated circuit device according to claim 1, wherein a projection of a midline of each third-layer wiring line coincides with a midline of a corresponding first-layer wiring line.
Claim 9
Dependent Claim
34 words
A semiconductor integrated circuit device according to claim 1, wherein a projection of a midline of at least one third-layer wiring layer does not coincide with a midline of a corresponding first-layer wiring line.
Claim 10
Dependent Claim
33 words
A semiconductor integrated circuit device according to claim 1, wherein said second direction is substantially perpendicular to the first extending direction, and said first extending direction and the third direction are substantially identical.
Claim 11
Dependent Claim
31 words
A semiconductor integrated circuit device according to claim 9, wherein a wiring pitch of said second-layer wiring lines is substantially equal to or smaller than that of said first-layer wiring lines.
Claim 12
Dependent Claim
27 words
A semiconductor integrated circuit device according to claim 10, wherein the wiring pitch of the second-layer wiring lines is smaller than that of said first-layer wiring lines.
Claim 13
Dependent Claim
69 words
A semiconductor integrated circuit device according to claim 1, wherein a projection of the second-layer wiring lines on the first-layer wiring lines intersects the first-layer wiring lines at lattice points, and the device further includes contact holes extending through the first-layer inter-layer insulator film at the lattice points, with electrically conductive material in the contact holes so as to provide electrical connection between the first-layer and second-layer wiring lines.
Claim 14
Dependent Claim
25 words
A semiconductor integrated circuit device according to claim 12, wherein said electrically conductive material is material of the second-layer wiring lines and formed simultaneously therewith.
Claim 15
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 12, wherein said electrically conductive material is a material filling up the contact hole.
Claim 16
Dependent Claim
46 words
A semiconductor integrated circuit device according to claim 1, wherein a width of the wiring channel regions, between adjacent basic cell forming regions, is at most about 1/4 the width of each basic cell forming region, measured in the width direction of the wiring channel regions.
Claim 17
Dependent Claim
21 words
A semiconductor integrated circuit device according to claim 1, wherein the basic cell forming regions extend in said first extending direction.
Claim 18
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 16, wherein the first extending direction and the third direction are substantially the same.
Claim 19
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 1, wherein the first extending direction and the third direction are substantially the same.
Claim 20
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 1, wherein the first-layer wiring lines do not extend at a position overlying the basic cell forming regions.
Claim 21
Dependent Claim
53 words
A semiconductor integrated circuit device according to claim 1, wherein the first extending direction and the third direction are substantially the same, and wherein a midline of each of the third-layer wiring lines in a widthwise direction is shifted from a midline of each of the first-layer wiring lines in the widthwise direction.
Claim 22
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 1, wherein said each of the basic cells includes bipolar transistors, resistors and capacitors.
Claim 23
Dependent Claim
20 words
A semiconductor integrated circuit device according to claim 21, wherein said bipolar transistors have Selective Etching of Polysilicon Technology structure.
Claim 24
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 1, wherein the second-layer wiring lines and third-layer wiring lines overlie substantially the entire basic cell forming regions.
Claim 25
Dependent Claim
255 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells are arranged in the matrix array, and (2) wiring channel regions, the wiring channel regions bering respectively located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, a wiring pitch of said second-layer wiring lines being substantially equal to or smaller than that of said first-layer wiring lines, the wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulator film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second-layer inter-layer insulator film, and which extend in a third direction.
Claim 26
Dependent Claim
255 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells are arranged in the matrix array, and (2) wiring channel regions, the wiring channel regions bering respectively located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, a wiring pitch of said second-layer wiring lines being substantially equal to or smaller than that of said first-layer wiring lines, the wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulator film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second-layer inter-layer insulator film, and which extend in a third direction.
Claim 27
Dependent Claim
30 words
A semiconductor integrated circuit device according to claim 24, wherein said first-layer wiring lines, said second-layer wiring lines and said third-layer wiring lines are respectively used as signal wiring lines.
Claim 28
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 24, wherein said plurality of layers of wiring are at least three wiring layers.
Claim 29
Dependent Claim
33 words
A semiconductor integrated circuit device according to claim 24, wherein said second direction is substantially perpendicular to the first extending direction, and said first extending direction and the third direction are substantially identical.
Claim 30
Dependent Claim
68 words
A semiconductor integrated circuit device according to claim 24, wherein a projection of the second-layer wiring lines on the first-layer wiring lines intersects the first-layer wiring lines at lattice points, and the device further includes contact holes extending through the first-layer insulating layer at the lattice points, with electrically conductive material in the contact holes so as to provide electrical connection between the first-layer and second-layer wiring lines.
Claim 31
Dependent Claim
46 words
A semiconductor integrated circuit device according to claim 28, wherein a width of the wiring channel regions, between adjacent basic cell forming regions, is at most about 1/4 the width of each basic cell forming regions, measured in the width direction of the wiring channel regions.
Claim 32
Dependent Claim
21 words
A semiconductor integrated circuit device according to claim 24, wherein the basic cell forming regions extend in said first extending direction.
Claim 33
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 30, wherein the first extending direction and the third direction are substantially the same.
Claim 34
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 24, wherein the first-layer wiring lines do not extend at a position overlying the basic cell forming regions.
Claim 35
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 24, wherein said each of the basic cells includes bipolar transistors, resistors and capacitors.
Claim 36
Dependent Claim
20 words
A semiconductor integrated circuit device according to claim 33, wherein said bipolar transistors have Selective Etching of Polysilicon Technology structure.
Claim 37
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 24, wherein the second-layer wiring lines and third-layer wiring lines overlie substantially the entire basic cell forming regions.
Claim 38
Dependent Claim
264 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells arranged in the matrix array are formed, and (2) wiring channel regions, the wiring channel regions being respectively located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film, and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, the wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulator film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second-layer inter-layer insulator films, and which extend in a third direction, each of a wiring pitch of said third-layer wiring lines and that of said second-layer wiring lines being substantially equal to a wiring pitch of said first-layer wiring lines.
Claim 39
Dependent Claim
264 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells arranged in the matrix array are formed, and (2) wiring channel regions, the wiring channel regions being respectively located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film, and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, the wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulator film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second-layer inter-layer insulator films, and which extend in a third direction, each of a wiring pitch of said third-layer wiring lines and that of said second-layer wiring lines being substantially equal to a wiring pitch of said first-layer wiring lines.
Claim 40
Dependent Claim
30 words
A semiconductor integrated circuit device according to claim 36, wherein said first-layer wiring lines, said second-layer wiring lines and said third-layer wiring lines are respectively used as signal wiring lines.
Claim 41
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 36, wherein said plurality of layers of wiring are at least three wiring layers.
Claim 42
Dependent Claim
33 words
A semiconductor integrated circuit device according to claim 36, wherein said second direction is substantially perpendicular to the first extending direction, and said first extending direction and the third direction are substantially identical.
Claim 43
Dependent Claim
28 words
A semiconductor integrated circuit device according to claim 39, wherein a wiring pitch of said third-layer wiring lines is substantially equal to that of said first-layer wiring lines.
Claim 44
Dependent Claim
68 words
A semiconductor integrated circuit device according to claim 36, wherein a projection of the second-layer wiring lines on the first-layer wiring lines intersects the first-layer wiring lines at lattice points, and the device further includes contact holes extending through the first-layer insulating layer at the lattice points, with electrically conductive material in the contact holes so as to provide electrical connection between the first-layer and second-layer wiring lines.
Claim 45
Dependent Claim
46 words
A semiconductor integrated circuit device according to claim 36, wherein a width of the wiring channel regions, between adjacent basic cell forming regions, is at most about 1/4 the width of each basic cell forming region, measured in the width direction of the wiring channel regions.
Claim 46
Dependent Claim
21 words
A semiconductor integrated circuit device according to claim 36, wherein the basic cell forming regions extend in said first extending direction.
Claim 47
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 43, wherein the first extending direction and the third direction are substantially the same.
Claim 48
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 36, wherein the first-layer wiring lines do not extend at a position overlying the basic cell forming regions.
Claim 49
Dependent Claim
267 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells are arranged in the matrix array, and (2) wiring channel regions, the wiring channel regions being respectively located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film, and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, said wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulator film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second layer inter-layer insulator film, and which extend in a third direction, a ratio of wiring pitch of said third-layer wiring lines to that of said first-layer wiring lines being set at one selected from the group consisting of 0.5, 1.0, 1.5 and 2.0.
Claim 50
Dependent Claim
267 words
A semiconductor integrated circuit device adopting a gate array scheme wherein circuits constructed of basic cells, which are arranged in a matrix array, are electrically connected by a plurality of layers of wiring, comprising: a semiconductor substrate having (1) basic cell forming regions, in which said basic cells are arranged in the matrix array, and (2) wiring channel regions, the wiring channel regions being respectively located between adjacent basic cell forming regions; first-layer wiring lines which are arranged at a position overlying said wiring channel regions; a first-layer inter-layer insulator film which is formed so as to cover said basic cells in said basic cell forming regions and said first-layer wiring lines overlying said wiring channel regions; second-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said first-layer inter-layer insulator film, and which extend in a second direction different from a first extending direction, of said first-layer wiring lines, said wiring channel regions also extending in said first extending direction; a second-layer inter-layer insulator film which is formed so as to cover said first-layer inter-layer insulator film and said second-layer wiring lines; and third-layer wiring lines which are arranged at a position overlying said basic cell forming regions and overlying said wiring channel regions, and lying on said second layer inter-layer insulator film, and which extend in a third direction, a ratio of wiring pitch of said third-layer wiring lines to that of said first-layer wiring lines being set at one selected from the group consisting of 0.5, 1.0, 1.5 and 2.0.
Claim 51
Dependent Claim
21 words
A semiconductor integrated circuit device according to claim 46, wherein the basic cell forming regions extend in said first extending direction.
Claim 52
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 47, wherein the first extending direction and the third direction are substantially the same.
Claim 53
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 46, wherein the first-layer wiring lines do not extend at a position overlying the basic cell forming regions.
Claim 54
Dependent Claim
43 words
A semiconductor integrated circuit device according to claim 49, wherein a wiring pitch of said second-layer wiring lines is substantially equal to or smaller than that of said first-layer wiring lines, and said second direction is substantially perpendicular to said first extending direction.
Claim 55
Dependent Claim
27 words
A semiconductor integrated circuit device according to claim 50, wherein the wiring pitch of the second-layer wiring lines is smaller than that of said first-layer wiring lines.
References Cited (Backward Citations)
JPS5891657A
Cited
JPS5979549A
Cited
US4893170A
Cited
JPS6022337A
Cited
JPS60247943A
Cited
JPS61194739A
Cited
JPS61232634A
Cited
US4949149A
Cited
US4910574A
Cited
US4949162A
Cited
US4883980A
Cited
US4883980B1
Cited
US4924290A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-21 | 1995-04-22 | 1995-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-21 | 1999-04-22 | 1999-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-21 | 2003-04-22 | 2003-10-22 | $7700.00 | Window Closed / Lapsed |