US5264384A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a non-volatile memory cell
Assignee: Texas Instruments Inc
•
Filing: 1991-08-30
•
Granted: 1993-11-23
•
Expires: 2011-08-30
Abstract
Abstract In one embodiment, a non-volatile memory cell structure 10 comprises heavily doped source 11 and drain 12 regions formed in the surface of a semiconductor substrate 8 and separated by a channel region 21. A floating gate 13 is formed over and insulated from the channel region 21 and a control gate 14 is formed over and insulated from the floating gate 13. A lightly doped region 20 is formed in the channel 21 beneath the floating gate 13 and adjoining the source region 11. The lightly doped region 20 is spaced from the surface of said substrate 8. Other embodiments and processes are also disclosed.
Inventors
- 👤 Cetin Kaya
- 👤 David Liu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 19:40
CPC Classifications
H; H10; H10B; H10B41/00; H10B69/00; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/686
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
133 words
A method of forming a non-volatile memory device comprising the steps of: forming a gate stack on the surface of a semiconductor substrate, said gate stack comprising a floating gate insulatively overlying a channel region in said substrate and a control gate insulatively overlying said floating gate; forming a lightly doped region adjacent said gate stack, said lightly doped region spaced from the surface of said substrate and at least partially beneath said gate stack; forming a drain region on the side of the gate stack opposite said lightly doped region; forming sidewall insulators on said gate stack; and forming a main source region on the side of the gate stack and extending through a portion of the lightly doped region such that said main source region does not underlie said gate stack.
Claim 2
Independent Claim
133 words
A method of forming a non-volatile memory device comprising the steps of: forming a gate stack on the surface of a semiconductor substrate, said gate stack comprising a floating gate insulatively overlying a channel region in said substrate and a control gate insulatively overlying said floating gate; forming a lightly doped region adjacent said gate stack, said lightly doped region spaced from the surface of said substrate and at least partially beneath said gate stack; forming a drain region on the side of the gate stack opposite said lightly doped region; forming sidewall insulators on said gate stack; and forming a main source region on the side of the gate stack and extending through a portion of the lightly doped region such that said main source region does not underlie said gate stack.
Claim 3
Dependent Claim
18 words
The method of claim 1 wherein said floating gate and said control gate are formed by depositing polysilicon.
Claim 4
Dependent Claim
30 words
The method of claim 1 wherein said floating gate is insulated from said channel by an oxide and control gate is insulated from said floating gate by an oxide/nitride/oxide layer.
Claim 5
Dependent Claim
17 words
The method of claim 1 wherein said step of forming a lightly doped region comprises implanting impurities.
Claim 6
Dependent Claim
10 words
The method of claim 4 wherein said impurities comprise arsenic.
Claim 7
Dependent Claim
10 words
The method of claim 4 wherein said impurities comprise phosphorus.
Claim 8
Independent Claim
136 words
A method of forming a non-volatile memory device comprising the steps of: forming a gate stack on the surface of a semiconductor substrate, said gate stack comprising a floating gate insulatively overlying a channel region in said substrate and a control gate insulatively overlying said floating gate; forming first and second doped regions on opposite sides of said gate stack, said doped regions spaced from the surface of said substrate and at least partially beneath said gate stack; forming a drain region on the side of the gate stack of said second doped region; forming sidewall insulators on said gate stack; and forming a main source region on the side of the gate stack and extending through 2 portions of the first doped region such that said main source region does not underlie said gate stack.
Claim 9
Independent Claim
136 words
A method of forming a non-volatile memory device comprising the steps of: forming a gate stack on the surface of a semiconductor substrate, said gate stack comprising a floating gate insulatively overlying a channel region in said substrate and a control gate insulatively overlying said floating gate; forming first and second doped regions on opposite sides of said gate stack, said doped regions spaced from the surface of said substrate and at least partially beneath said gate stack; forming a drain region on the side of the gate stack of said second doped region; forming sidewall insulators on said gate stack; and forming a main source region on the side of the gate stack and extending through 2 portions of the first doped region such that said main source region does not underlie said gate stack.
Claim 10
Dependent Claim
18 words
The method of claim 7 wherein said floating gate and said control gate are formed by depositing polysilicon.
Claim 11
Dependent Claim
30 words
The method of claim 7 wherein said floating gate is insulated from said channel by an oxide and control gate is insulated from said floating gate by an oxide/nitride/oxide layer.
Claim 12
Dependent Claim
17 words
The method of claim 7 wherein said step of forming a lightly doped region comprises implanting impurities.
Claim 13
Dependent Claim
10 words
The method of claim 10 wherein said impurities comprise phosphorus.
Claim 14
Dependent Claim
18 words
The method of claim 11 wherein phosphorus is implanted with an energy of about 100 to 200 keV.
Claim 15
Dependent Claim
10 words
The method of claim 10 wherein said impurities comprise arsenic.
Claim 16
Dependent Claim
18 words
The method of claim 13 wherein arsenic is implanted with an energy of about 200 to 400 keV.
References Cited (Backward Citations)
US4306915A
Cited
FR2464536A1
Cited
JPS5950561A
Cited
JPS60247974A
Cited
EP0197501A2
Cited
JPS63140582A
Cited
EP0273728A2
Cited
EP0360504A2
Cited
EP0473129A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-22 | 1997-05-24 | 1997-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-22 | 2001-05-24 | 2001-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-22 | 2005-05-24 | 2005-11-23 | $7700.00 | Window Closed / Lapsed |