§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5264378A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for making a conductivity modulation MOSFET

Assignee: Fuji Electric Co Ltd
•
Filing: 1992-03-18
•
Granted: 1993-11-23
•
Expires: 2012-03-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A conductivity modulation type MOSFET including a first region of a first conductivity type having a low impurity concentration, second regions of a second conductivity type selectively formed on the surface region of one side of the first region, third regions of the first conductivity type selectively formed on the surface region of the second regions, gate electrodes each formed above the surface region of the second region located between the first region and the third region, a plurality of gate insulating films interlayered between the gate electrodes and the surface region of the second regions, an emitter electrode in contact with both the second regions and the third regions, a fourth region of the second conductivity type having a high impurity concentration, formed adjoining to another side of the first region, fifth regions of the second conductivity type, selectively formed surrounding the fourth region, having a lower impurity concentration than that of the fourth region, and a collector electrode being in contact with both the fourth region and the fifth regions.

Inventors

  • 👤 Kenya Sakurai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 04:00
CPC Classifications
H; H10; H10D; H10D12/00; H10D12/01; H10D12/031; H10D12/032; H10D12/411; H10D12/441; Y; Y10; Y10S; Y10S148/00; Y10S148/135; Y10S438/00; Y10S438/977

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 123 words
A method for producing a conductivity modulation type MOSFET comprising the steps of: depositing a diffusion protecting film over a first surface of a silicon wafer of a first conductivity having an impurity concentration; forming openings in the deposited protecting film; doping a dopant through the film openings and firs surface into the silicon wafer to a predetermined depth, the dopant having a second conductivity and a higher impurity concentration than the impurity concentration of the silicon wafer; grinding a second surface, opposite to said first surface, to cut away the silicon wafer by a predetermined thickness; polishing the second surface; applying an insulated gate-bipolar transistor manufacturing process to the wafer; and attaching an emitter electrode, a gate electrode, and a collector electrode.
Claim 2
Independent Claim 123 words
A method for producing a conductivity modulation type MOSFET comprising the steps of: depositing a diffusion protecting film over a first surface of a silicon wafer of a first conductivity having an impurity concentration; forming openings in the deposited protecting film; doping a dopant through the film openings and firs surface into the silicon wafer to a predetermined depth, the dopant having a second conductivity and a higher impurity concentration than the impurity concentration of the silicon wafer; grinding a second surface, opposite to said first surface, to cut away the silicon wafer by a predetermined thickness; polishing the second surface; applying an insulated gate-bipolar transistor manufacturing process to the wafer; and attaching an emitter electrode, a gate electrode, and a collector electrode.
Claim 3
Dependent Claim 22 words
The method according to claim 1, further including the step of forming openings in the deposited protecting film by a photoetching process.
Claim 4
Dependent Claim 21 words
The method according to claim 1, wherein the step of depositing the diffusion protecting film comprises the step of depositing boron.
Claim 5
Dependent Claim 31 words
The method according to claim 1, wherein the step of depositing the diffusion protection film comprises the step of depositing the diffusion protecting film to a thickness of approximately 300 um.
Claim 6
Dependent Claim 14 words
The method according to claim 1, wherein the dopant is boron, aluminum or gallium.
Claim 7
Dependent Claim 14 words
The method according to claim 1, wherein he predetermined depth is approximately 100 um.
Claim 8
Dependent Claim 23 words
The method according to claim 1, wherein the dopant is doped through the surface into the silicon wafer by a drive-in diffusion technique.
Claim 9
Dependent Claim 14 words
The method according to claim 1, wherein the predetermined thickness is approximately 100 um.

References Cited (Backward Citations)

US4450467A Cited
US4607273A Cited
US4935386A Cited
US5156981A Cited
US5171696A Cited
US5079175A Cited
US5178370A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-11-22 1997-05-24 1997-11-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-11-22 2001-05-24 2001-11-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-11-22 2005-05-24 2005-11-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag