Patent CA565874A successfully refreshed from Google Patents.
Patent US1836005A successfully refreshed from Google Patents.
Patent US5263178A successfully refreshed from Google Patents.
US5263178A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Procedure for arranging switch-type control in a radio telephone
Assignee: Nokia Solutions and Networks Oy
•
Filing: 1991-10-03
•
Granted: 1993-11-16
•
Expires: 2011-10-03
Abstract
Abstract The radio unit of a modern radio telephone comprises a plurality of controlled two-position switches. Each controlled switch most often requires an individual control line from a processor. The greater the number of controlled switches in the circuit, the more control lines that are needed. The number of control lines is substantially reduced in that from one or several control lines of a frequency synthesizer in the radio unit, a switch line is branched off for the controlled switches. During the time in which the synthesizer circuit receives no control signals, the logic unit of the radio telephone supplies a control voltage to the controlled switches over a control line of the synthesizer and over a switch line branched therefrom.
Inventors
- 👤 Jorma Liukkonen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 20:38
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/06; H04B1/16; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
184 words
A method for controlling a frequency synthesizer circuit and switches for a radio unit of a radio telephone having a logic unit, comprising the steps of: providing frequency synthesizer circuit means connected to said logic unit of said radio telephone by a plurality of first control lines, said frequency synthesizer circuit means including a phase-locked loop; providing at least one said radio unit switches with a connection to said logic unit, said connection including at least one second control line connected at one end to said at least one switch and at the other end to a selected one of said first control lines at a position intermediate said logic unit and said synthesizer circuit means; outputting first control signals from said logic unit onto said first control lines during a first time period to select performance of said synthesizer circuit means; and outputting second control signals from said logic unit onto said first control lines, and via said connection onto said at least one second control line, during a second time period to control an operating state of said at least one switch.
Claim 2
Independent Claim
184 words
A method for controlling a frequency synthesizer circuit and switches for a radio unit of a radio telephone having a logic unit, comprising the steps of: providing frequency synthesizer circuit means connected to said logic unit of said radio telephone by a plurality of first control lines, said frequency synthesizer circuit means including a phase-locked loop; providing at least one said radio unit switches with a connection to said logic unit, said connection including at least one second control line connected at one end to said at least one switch and at the other end to a selected one of said first control lines at a position intermediate said logic unit and said synthesizer circuit means; outputting first control signals from said logic unit onto said first control lines during a first time period to select performance of said synthesizer circuit means; and outputting second control signals from said logic unit onto said first control lines, and via said connection onto said at least one second control line, during a second time period to control an operating state of said at least one switch.
Claim 3
Dependent Claim
40 words
A method as in claim 1, further comprising the step: providing low pass filter means in said at least one second control line to inhibit said first control signals from affecting the operating state of said at least one switch.
Claim 4
Dependent Claim
70 words
A method as in claim 2, further comprising the step of providing enable signals to said synthesizer circuit means from said logic unit during said first time period via a selected one of said first control lines, signals on the remaining first control lines being entered in said synthesizer circuit means in response to said enable signal, said selected first control line being independent of said at least one switch.
Claim 5
Dependent Claim
70 words
A method as in claim 1, further comprising the step of providing enable signals to said synthesizer circuit means from said logic unit during said first time period via a selected one of said first control lines, signals on the remaining first control lines being entered in said synthesizer circuit means in response to said enable signal, said selected first control line being independent of said at least one switch.
Claim 6
Dependent Claim
167 words
A control circuit arrangement in a radio telephone, comprising: a logic unit for providing first control signals during a first time period, and second control signals during a second time period; a frequency synthesizer means including a phase-locked loop, performance of said frequency synthesizer means being set by input of said first control signals from said logic unit; a plurality of first control lines connected between said logic unit and said frequency synthesizer means for carrying said first control signals from said logic unit to said frequency synthesizer means; at least one control switch requiring a second control signal to set the operating state of said switch; at least one second control line connected respectively between said at least one switch and a connection to a first control line, said connection being between said frequency synthesizer means and said logic unit, said second control signals being provided to said at least one switch during said second time period when said synthesizer means receives no first control signals.
Claim 7
Dependent Claim
167 words
A control circuit arrangement in a radio telephone, comprising: a logic unit for providing first control signals during a first time period, and second control signals during a second time period; a frequency synthesizer means including a phase-locked loop, performance of said frequency synthesizer means being set by input of said first control signals from said logic unit; a plurality of first control lines connected between said logic unit and said frequency synthesizer means for carrying said first control signals from said logic unit to said frequency synthesizer means; at least one control switch requiring a second control signal to set the operating state of said switch; at least one second control line connected respectively between said at least one switch and a connection to a first control line, said connection being between said frequency synthesizer means and said logic unit, said second control signals being provided to said at least one switch during said second time period when said synthesizer means receives no first control signals.
Claim 8
Dependent Claim
38 words
A circuit arrangement as in claim 5, further comprising low pass filter means in said at least one second control line to inhibit said first control signals from affecting the operating state of said at least one switch.
Claim 9
Dependent Claim
63 words
A circuit arrangement as in claim 6, wherein one of said first control signals provides an enable pulse to said frequency synthesizer means via a selected first control line, said enable pulse causing said first control signals to enter into said frequency synthesizer means, said selected first control line being independent of said at least one switch and its associated second control line.
Claim 10
Dependent Claim
63 words
A circuit arrangement as in claim 5, wherein one of said first control signals provides an enable pulse to said frequency synthesizer means via a selected first control line, said enable pulse causing said first control signals to enter into said frequency synthesizer means, said selected first control line being independent of said at least one switch and its associated second control line.
References Cited (Backward Citations)
US3548322A
Cited
US4092594A
Cited
US4498191A
Cited
EP0211594A2
Cited
US4743864A
Cited
US4703520A
Cited
US4963838A
Cited
WO1990010978A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-15 | 1997-05-17 | 1997-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-15 | 2001-05-17 | 2001-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-15 | 2005-05-17 | 2005-11-16 | $7700.00 | Window Closed / Lapsed |