Patent US5263172A successfully refreshed from Google Patents.
US5263172A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiple speed synchronous bus having single clock path for providing first or second clock speed based upon speed indication signals
Assignee: International Business Machines Corp
•
Filing: 1990-04-16
•
Granted: 1993-11-16
•
Expires: 2010-04-16
Abstract
Abstract A computer system which includes a synchronous digital, multibit system bus having a clock path, a master speed indicator path and a slave speed indicator path, a bus control circuit which provides first and second clocks to the clock path of the bus, the second clock having a different frequency than the first clock, and a master circuit and a slave circuit connected to the system bus. The master circuit includes master speed indication circuitry which provides a master speed indicator indicating the operating speed of the master circuit to the master speed indicator path. The slave circuit includes slave speed indication circuitry which provides a slave speed indicator indicating the operating speed of the slave circuit to the slave speed indicator path. The bus controller provides the second clock when the master speed indicator and the slave speed indicator indicate that the master circuit and the slave circuit both may function at the different frequency of the second clock.
Inventors
- 👤 Howard T. Olnowich
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:46
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4217; G06F1/00; G06F1/04; G06F1/08
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
313 words
A computer system comprising a synchronous digital, multibit system bus, said bus including a clock path, a master speed indicator path and a slave speed indicator path, bus control circuitry electrically coupled to said system bus, said bus control circuitry providing first and second clock signals to said clock path of said bus such that only one of said first and second clock signals is provided to said clock path at a time, said first clock signal having a first frequency and said second clock signal having a second frequency, said second frequency being faster that said first frequency, said bus control circuitry being configured to receive a master speed indication signal via said master speed indicator path and a slave speed indication signal via said slave speed indicator path, a master circuit electrically coupled to said system bus, said master circuit including master speed indication circuitry, said master speed indication circuitry being configured to provide said master speed indication signal indicating an operating speed of said master circuit to said master speed indicator path, and a slave circuit electrically coupled to said system bus, said slave circuit including slave speed indication circuitry, said slave speed indication circuitry being configured to provide said slave speed indication signal indicating an operating speed of said slave circuit to said slave speed indicator path, said bus control circuitry being configured to provide said second clock signal when said master speed indication signal and said slave speed indication signal indicate that said operating speed of said master circuit and said operating speed of said slave circuit correspond to said second frequency, otherwise said bus control circuitry being configured to provide said first clock signal, said first clock signal being a default clock signal, wherein said master circuit and said slave circuit operate at a speed corresponding to either said first clock signal or said second clock signal.
Claim 2
Dependent Claim
313 words
A computer system comprising a synchronous digital, multibit system bus, said bus including a clock path, a master speed indicator path and a slave speed indicator path, bus control circuitry electrically coupled to said system bus, said bus control circuitry providing first and second clock signals to said clock path of said bus such that only one of said first and second clock signals is provided to said clock path at a time, said first clock signal having a first frequency and said second clock signal having a second frequency, said second frequency being faster that said first frequency, said bus control circuitry being configured to receive a master speed indication signal via said master speed indicator path and a slave speed indication signal via said slave speed indicator path, a master circuit electrically coupled to said system bus, said master circuit including master speed indication circuitry, said master speed indication circuitry being configured to provide said master speed indication signal indicating an operating speed of said master circuit to said master speed indicator path, and a slave circuit electrically coupled to said system bus, said slave circuit including slave speed indication circuitry, said slave speed indication circuitry being configured to provide said slave speed indication signal indicating an operating speed of said slave circuit to said slave speed indicator path, said bus control circuitry being configured to provide said second clock signal when said master speed indication signal and said slave speed indication signal indicate that said operating speed of said master circuit and said operating speed of said slave circuit correspond to said second frequency, otherwise said bus control circuitry being configured to provide said first clock signal, said first clock signal being a default clock signal, wherein said master circuit and said slave circuit operate at a speed corresponding to either said first clock signal or said second clock signal.
Claim 3
Dependent Claim
28 words
The computer system of claim 1 wherein said bus control circuitry uses a high frequency clock to generate both said first clock signal and said second clock signal.
Claim 4
Dependent Claim
72 words
The computer system of claim 1 wherein said bus control circuitry includes a monitor clock control circuit configured to receive said speed indication signals and to generate a control signal indicating whether said master and slave function at said different frequency, and a dual clock generation circuit configured to receive said control signal and to provide one of said first clock signal and said second clock signal based upon said control signal.
Claim 5
Dependent Claim
46 words
The computer system of claim 3 wherein said dual clock generation circuit includes a selection circuit configured to select one of said first and second clock signals, and a divider circuit configured to generated said first and second clock signals from a single high frequency clock.
Claim 6
Dependent Claim
20 words
The computer system of claim 4 wherein said second clock frequency is an even multiple of said high frequency clock.
Claim 7
Dependent Claim
19 words
The computer system of claim 5 wherein said second clock frequency is double that of said high frequency clock.
Claim 8
Dependent Claim
20 words
The computer system of claim 4 wherein said second clock frequency is an odd multiple of said first clock frequency.
Claim 9
Dependent Claim
20 words
The computer system of claim 7 wherein said second clock frequency is 1.5 times faster than said first clock frequency.
Claim 10
Dependent Claim
37 words
The computer system of claim 1 wherein said master speed indicator path and said slave speed indicator path are pulled up, and said master speed indication signal and said slave speed indication signal are active low signals.
Claim 11
Dependent Claim
14 words
The apparatus of claim 1 wherein said master circuit includes said bus control circuit.
Claim 12
Dependent Claim
27 words
The apparatus of claim 1 further comprising a system control circuit connected to said system bus, and wherein said system control circuit includes said bus control circuit.
References Cited (Backward Citations)
US4523274A
Cited
US4412282A
Cited
US4519034A
Cited
US4580213A
Cited
US4677433A
Cited
US5109490A
Cited
US5077686A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-15 | 1997-05-17 | 1997-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-15 | 2001-05-17 | 2001-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-15 | 2005-05-17 | 2005-11-16 | $7700.00 | Window Closed / Lapsed |