Patent US5263028A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5263028A Expired / Lapsed US ⏱️ 0.0 years remaining

Frame transfer device for a fixed format frame transmission network

Assignee: SK Hynix Inc
•
Filing: 1992-01-27
•
Granted: 1993-11-16
•
Expires: 2012-01-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frame transfer mechanism for a processor controlled network node connected to network link wherein fixed-length data frames including a fixed number of slots are to be transferred to and from a memory (10) under processor (23) control. The incoming data flow through a FIFO-IN shift register (22). The outgoing frames flow through a FIFO-OUT (24) register. Both FIFO shift registers are provided with an extra bit position which is used to insert a synchronization-bit (flag) used to control synchronization operation of the system and incoming frames. The extra-bit position is fedback from FIFO-OUT to FIFO-IN to enable wrap-test operation.

Inventors

  • 👤 Philippe Borgnis
  • 👤 Jacques Cresp
  • 👤 Robert Moreau

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 17:50
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/12; H04J3/14; H04Q; H04Q11/00; H04Q11/04; H04Q11/0407; H04Q11/0414

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 272 words
A frame transfer mechanism for a processor controlled network node connected to network link, wherein fixed length data frames including a fixed number of slots with each slot containing a predetermined number of bits are received as input frames to be transferred and stored into a memory for later transmission within output frames over the network link, said frame transfer mechanism including: a network adaptor (20) including deserializing/serializing means connected to said link for deserializing data received frame slots contents to be transferred to the memory, and serializing the memory provided data to be transmitted onto the link; a storage means connected between said memory and said serializing/deserializing means; said storage means being partitioned into a first section for storing the predetermined number of bits received from the input frames, a second section for storing the predetermined number of bits to be transmitted in the output frames and one extra bit position each for storing a flag bit coupled to the first section and the second section; shifting means having outputs coupled to the storage means and for shifting the bits from the first section and the second section; means (23) for inserting the flab bit into the bit position which is coupled to the second section; means sensitive to a received frame over the link to derive a network synchronization signal therefrom said means being located in the network adapter (20); and synchronization logic means (25) responsive to said flag bit and to said network synchronization signal to derive therefrom an indication signal which indicates normal synchronized transfer mechanism operation whereby the indication signal is used to read the second section.
Claim 2
Dependent Claim 272 words
A frame transfer mechanism for a processor controlled network node connected to network link, wherein fixed length data frames including a fixed number of slots with each slot containing a predetermined number of bits are received as input frames to be transferred and stored into a memory for later transmission within output frames over the network link, said frame transfer mechanism including: a network adaptor (20) including deserializing/serializing means connected to said link for deserializing data received frame slots contents to be transferred to the memory, and serializing the memory provided data to be transmitted onto the link; a storage means connected between said memory and said serializing/deserializing means; said storage means being partitioned into a first section for storing the predetermined number of bits received from the input frames, a second section for storing the predetermined number of bits to be transmitted in the output frames and one extra bit position each for storing a flag bit coupled to the first section and the second section; shifting means having outputs coupled to the storage means and for shifting the bits from the first section and the second section; means (23) for inserting the flab bit into the bit position which is coupled to the second section; means sensitive to a received frame over the link to derive a network synchronization signal therefrom said means being located in the network adapter (20); and synchronization logic means (25) responsive to said flag bit and to said network synchronization signal to derive therefrom an indication signal which indicates normal synchronized transfer mechanism operation whereby the indication signal is used to read the second section.
Claim 3
Dependent Claim 28 words
A frame transfer mechanism as claimed in claim 1, wherein said storage means includes a random access memory; and pointers for selecting positions in said random access memory.
Claim 4
Dependent Claim 29 words
The frame transfer mechanism as claimed in claim 1 wherein the second section includes a FIFO-OUT shift register (24) and the first section includes a FIFO-IN shift register (22).
Claim 5
Dependent Claim 30 words
A frame transfer mechanism as claimed in claim 3, further including means for accelerating FIFO-OUT shifting operations at node power-on time until said synchronization logic means detects said flag bit.
Claim 6
Dependent Claim 55 words
A frame transfer mechanism as claimed in claim 4, wherein said synchronization logic means include WAIT STATE setting means sensitive, at power-on, to said flag bit detection to monitor the network synchronization signal occurrence and generate an out of synchronization error signal if said network synchronization signal does not occur after a predefined time delay.
Claim 7
Dependent Claim 57 words
A frame transfer mechanism according to claim 4, further including means for feeding the flag bit back into the extra-bit position of the FIFO-IN shift register (22) to enable monitoring and controlling data transfer from the FIFO-IN shift register (22) to the memory, from the memory to the FIFO-OUT shift register (24), adequate synchronization, through flag detection.

References Cited (Backward Citations)

US4345325A Cited
WO1986002219A1 Cited
US4748623A Cited
EP0285334A2 Cited
US4974225A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-11-15 1997-05-17 1997-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-11-15 2001-05-17 2001-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-11-15 2005-05-17 2005-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag