← Back to Patent Explorer
US5262991A Expired / Lapsed US ⏱️ 0.0 years remaining

Device with multiplexed and non-multiplexed address and data I/O capability

Assignee: IXYS Intl Ltd
•
Filing: 1991-11-22
•
Granted: 1993-11-16
•
Expires: 2011-11-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic device receives data from an EEPROM by sending address information to it on one set of leads and receiving data back from it through a different set of multiplexed address/data leads. The electronic device also sends and receives data to and from a data path controller by sending address information and sending or receiving data information to or from it through the set of multiplexed address/data leads. Selection of which device, the EEPROM or the data path controller, to communicate with is made by the electronic device setting appropriate values for chip select and chip enable commands. Synchronization of the sending and receiving of the address and data information is accomplished by the use of address and data strobe signals generated by the electronic device and connected, as appropriate, with the EEPROM and data path controller.

Inventors

  • 👤 Steven M. Pope

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 17:31
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4213

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 235 words
A circuit comprising: a packaged electronic device having a means, including at least one electronic circuit, for generating and receiving address and data information, a package body enclosing said generating and receiving means, a first plurality of I/O leads connected to said generating and receiving means and having ends extending out of said package body, said first plurality of I/O leads dedicated to communicating said address information, and a second plurality of I/O leads connected to said generating and receiving means and having ends extending out of said package body, said second plurality of I/O leads dedicated to communicating said address information and data information, on an alternating basis, wherein said second plurality of I/O leads has no leads in common with said first plurality of I/O leads, and said second plurality of I/O leads communicates the same address information being communicated by said first plurality of I/O leads, a first data device having a first and second plurality of electrical contacts, said second plurality of electrical contacts having no contacts in common with said first plurality of electrical contacts, wherein said first and second plurality of electrical contacts of said first data device are respectively connected to said first and second plurality of I/O leads of said packaged electronic device, and a second data device having a plurality of electrical contacts connected to the second plurality of I/O leads of said packaged electronic device.
Claim 2
Dependent Claim 235 words
A circuit comprising: a packaged electronic device having a means, including at least one electronic circuit, for generating and receiving address and data information, a package body enclosing said generating and receiving means, a first plurality of I/O leads connected to said generating and receiving means and having ends extending out of said package body, said first plurality of I/O leads dedicated to communicating said address information, and a second plurality of I/O leads connected to said generating and receiving means and having ends extending out of said package body, said second plurality of I/O leads dedicated to communicating said address information and data information, on an alternating basis, wherein said second plurality of I/O leads has no leads in common with said first plurality of I/O leads, and said second plurality of I/O leads communicates the same address information being communicated by said first plurality of I/O leads, a first data device having a first and second plurality of electrical contacts, said second plurality of electrical contacts having no contacts in common with said first plurality of electrical contacts, wherein said first and second plurality of electrical contacts of said first data device are respectively connected to said first and second plurality of I/O leads of said packaged electronic device, and a second data device having a plurality of electrical contacts connected to the second plurality of I/O leads of said packaged electronic device.
Claim 3
Dependent Claim 53 words
The circuit as recited in claim 1, wherein said generating and receiving means comprises: means for generating an address signal which carries said address information, and means, connected to said address signal generating means, for generating a multiplexed, address/data signal which carries said address information and said data information on an alternating basis.
Claim 4
Dependent Claim 166 words
The circuit as recited in claim 2, wherein said first data device includes an output enable contact, said second data device includes first and second input strobe contacts, and said packaged electronic device further includes: an address strobe lead extending out of said package body, a data strobe lead extending out of said package body, means, enclosed within said package body and connected to said address strobe lead, for generating an address strobe signal which indicates when said address information is being communicated through said second plurality of I/O leads, and means, enclosed within said package body and connected to said data strobe lead, for generating a data strobe signal which indicates when said data information is being communicated through said second plurality of I/O leads, wherein said address and data strobe leads are connected respectively to said first and second input strobe contacts of said second data device, and said data strobe lead is connected to said output enable contact of said first data device.

References Cited (Backward Citations)

US4450538A Cited
US4306928A Cited
US4349870A Cited
US4443864A Cited
US4435792A Cited
US4660181A Cited
US4694394A Cited
US5127095A Cited
US4970692A Cited
US4933910A Cited
US4961172A Cited
US4882709A Cited
US5086407A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-11-15 1997-05-17 1997-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-11-15 2001-05-17 2001-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-11-15 2005-05-17 2005-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag