Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
355 words
A cross-link register unit for multiple digital units including digital processors to pass data and control parameters to a common region and to read the data and control parameters from the common region; the cross-link register unit has N ports for interconnection of N different digital units and comprises N registers, N multiplexers, and a source of clock signals, N being an integer greater than three, each port (such as P2) having one of the registers (412) and one of the multiplexers (422) individual thereto, wherein each port includes terminals for m leads of a write bus (RB2), m leads of a read bus (RB2), and q leads of an address bus (SB2), wherein said terminals for each port connected to one of said digital units; said one of the registers (412) for each said port (P2) comprises m bistable devices each having a register input and a register output, with the register inputs coupled only to the write bus (RB2) of said port (P2) to which it is individual and the register outputs coupled via an m-lead link (L2) to each of the multiplexers, the source of clock signals being coupled to each register to set the bistable devices so that data at the inputs appears at the outputs, each digital unit (452) has write access to only its individual register (412); said one of the multiplexers (422) for each said port (P2) has N sets of inputs of m leads each, connected respectively to the links from the N registers, m multiplexer outputs coupled to the read bus (RB2) of the port (P2) to which the multiplexer is individual, and q address inputs connected to the address bus (SB2) of the port (P2) to which the multiplexer (422) is individual, and address means in said one of the multiplexers (422) for each said port coupled to its address inputs for selecting one of said N registers designated by an address encoded on its address bus (SB2) and coupling the set of m inputs from the link from that register to the multiplexer outputs, each digital unit has read access to all N registers.
Claim 2
Dependent Claim
355 words
A cross-link register unit for multiple digital units including digital processors to pass data and control parameters to a common region and to read the data and control parameters from the common region; the cross-link register unit has N ports for interconnection of N different digital units and comprises N registers, N multiplexers, and a source of clock signals, N being an integer greater than three, each port (such as P2) having one of the registers (412) and one of the multiplexers (422) individual thereto, wherein each port includes terminals for m leads of a write bus (RB2), m leads of a read bus (RB2), and q leads of an address bus (SB2), wherein said terminals for each port connected to one of said digital units; said one of the registers (412) for each said port (P2) comprises m bistable devices each having a register input and a register output, with the register inputs coupled only to the write bus (RB2) of said port (P2) to which it is individual and the register outputs coupled via an m-lead link (L2) to each of the multiplexers, the source of clock signals being coupled to each register to set the bistable devices so that data at the inputs appears at the outputs, each digital unit (452) has write access to only its individual register (412); said one of the multiplexers (422) for each said port (P2) has N sets of inputs of m leads each, connected respectively to the links from the N registers, m multiplexer outputs coupled to the read bus (RB2) of the port (P2) to which the multiplexer is individual, and q address inputs connected to the address bus (SB2) of the port (P2) to which the multiplexer (422) is individual, and address means in said one of the multiplexers (422) for each said port coupled to its address inputs for selecting one of said N registers designated by an address encoded on its address bus (SB2) and coupling the set of m inputs from the link from that register to the multiplexer outputs, each digital unit has read access to all N registers.
Claim 3
Dependent Claim
36 words
A cross-link register unit according to claim 1, using wafer scale integration with input/output pads distributed throughout one surface of an integrated circuit chip, wherein N is greater than 12 and m is greater than 16.